

# Ethernet PHY-110 Core


## Preliminary Datasheet

LSI LOGIC®

The LSI Logic PHY-110 core is a complete physical layer solution for 10 and 100 Mbps Ethernet connections. [Figure 1](#) shows a typical application of the PHY-110. When combined with a 10/100 Mbps Media Access Controller (MAC), the PHY-110 and MAC become a complete Network Interface chip, reducing the component system and assembly costs of a network connection.

The PHY-110 has also been designed for cost-effective, multiple-channel applications by breaking out the common channel circuits, such as the clock generator, in a separate hardmac that need not be repeated for each channel.

**Figure 1 A Typical PHY-110 Application**




## PHY-110 Overview

As shown in [Figure 2](#), the PHY-110 Core is actually three PHYs in one, 10BASE-T, 100BASE-TX, and 100BASE-FX. The PHY operates in the 100BASE-TX or 100BASE-FX mode at 100 Mbps/s, or in the 10BASE-T mode at 10 Mbps/s. The 100 Mbps/s mode and the 10 Mbps/s mode differ in data rate, signaling protocol, and cabling as follows:

- 100BASE-TX mode uses two pairs of category 5 or better UTP or STP twisted-pair cable with 4B5B encoded, scrambled, MLT3 coded, 125 MHz data to achieve a throughput of 100 Mbps/s.

- 10BASE-T mode uses two pairs of category 3 or better UTP or STP twisted-pair cable with Manchester encoded, 10 MHz data to achieve a 10 Mbits/s throughput.
- 100BASE-FX mode uses two fibers with 4B5B encoded, NRZI, 125 MHz data through an ECL driver to achieve a throughput of 100 Mbits/s.

**Figure 2 Top Level Block Diagram**




There is a transmit data path and a receive data path associated with each PHY mode. The transmit data path is from the MII/SMII Module input to the twisted-pair or fiber output of the Crossover (AutoMDIX) Module. The receive data path is from the twisted-pair or fiber input of the Crossover module to the MII/SMII Module output. The MII Management Interface provides host access to control and status registers in the core.

## PHY Core and the OSI Model

Figure 3 shows how the PHY core fits into the ISO Open Systems Interconnection (OSI) Reference model. The OSI model defines a data communications protocol consisting of seven distinct layers.

See the *CSMA/CD Access Method and Physical Layer Specifications, 1998 Edition* ANSI/IEEE Standard 802.3 for detailed descriptions of the functions of a PHY.

**Figure 3 PHY Core Relationship to the OSI Model**



## Features

The main features of the PHY core are:

- Single-channel PHY configurable for 10BASE-T, 100BASE-TX, or 100BASE-FX operation
- Meets all applicable IEEE 802.3, 10BASE-T, 100BASE-TX, and 100BASE-FX specifications
- AutoMDIX or manual crossover for transmit and receive twisted-pair input/outputs
- 1.8 Vdc required
- Low power (< 280 mW) for high port-count integration
- Half-duplex or full-duplex operation
- MII or Serial MII (SMII) interface to Ethernet MAC

- Management Interface (MI) for access to configuration and status registers
- AutoNegotiation for 10/100 Mbps/s, full/half duplex operation
- In-core wave shaping (no external filters required)
- Adaptive equalizer for 100BASE-TX operation
- Baseline wander correction
- Strap options for configuring core (without using the management interface)
- Far-End Fault (FEF) handling
- Supports up to four parallel LED outputs or a serial LED output programmable to reflect any one of 16 events
- Scan support in the digital logic
- Pattern generators and checkers for ATE tests, characterization and diagnostics

---

## Deliverables

The primary deliverables are four hardmacros:


- Channel Core
- Channel I/O Core
- Common Reference (CREF) Core
- CREF I/O Core
- Encrypted RTL simulation models and/or behavioral models
- Gate netlist and wrappers
- A System Verification Environment (SVE)
- Synthesis and timing models
- Complete documentation
- LSI Logic FlexStream<sup>®</sup> software support

---

## Core Layouts

Figure 4 shows floorplans of ASICs with a single-channel PHY and a multiple-channel PHY. In all designs, the PHY cores must be arranged similar to that shown. That is, the Reference Core must be adjacent to a Channel Core, and the I/O cores must be between the Channel and Reference Cores and the edge of the ASIC. One Common Reference Core can support up to eight Channel Cores.

**Figure 4 PHY-110 Layout Configurations**




---

## External TX Connections

Figure 5 shows the external components and wiring for the Common Reference and Channel cores for connection to twisted-pair cable. The differential, twisted-pair outputs of the Channel core are outp0 and outn0 and the inputs are outp1 and outn1. The transformers have a 1:  $\sqrt{2}$  turns ratio and are available from Pulse, Bel Fuse Inc., and HALO Electronics Inc. The terminating resistors shown are for 50  $\Omega$ , UTP cable.

**Figure 5 Front-End Schematic**



## Test Features


The PHY-110 has several built-in features that can be used for ATE testing and diagnostics. It contains pattern generators that can be used for various twisted-pair measurements such as, the Transmit Output Voltage (TOV), Total Harmonic Distortion (THD), Template match, Rise/Fall time, Overshoot, Duty Cycle Distortion, and Waveform symmetry.

A pattern generator on the transmit side, a loopback feature at the twisted-pair output, and a CRC checker on the receive side allows most of the PHY-110 circuits to be easily tested.

## I/O Signals

Figure 6 shows the I/O signals of the PHY-110 organized by interface. The sections following list the signals in the order of the figure and describe them. Unless otherwise noted in the descriptions, the signals are active HIGH.

**Figure 6 I/O Signals**



<sup>1</sup> Pin must be external to ASIC.

<sup>2</sup> Can be provided externally or from an ASIC internal clock.

<sup>3</sup> Optional external pins.

## Media Interface Signals

### outp0

**Twisted-Pair Transmit Output (Positive), or FX Receive Input (Negative)**

**O/I**

The sdtxb input controls the configuration of the outp0/outn0 signals. The outp0/outn0 signals function as twisted-pair outputs or fiber optic inputs, based on the

	signal level of the corresponding sdtxb input. For more details, see the sdtxb signal description in this section.	
<b>outn0</b>	<b>Twisted-Pair Transmit Output (Negative), or FX Receive Input (Positive)</b> The sdtxb input controls the configuration of the outp0/outn0 signals. The outp0/outn0 signals function as twisted-pair outputs or fiber optic inputs, based on the signal level of the corresponding sdtxb input. For more details, see the sdtxb signal description in this section.	<b>O/I</b>
<b>outp1</b>	<b>Twisted-Pair Receive Input (Positive), or FX Transmit Output (Positive)</b> The sdtxb input controls the configuration of the outp1/outn1 signals. The outp1/outn1 signals function as twisted-pair outputs or fiber optic inputs, based on the signal level of the corresponding sdtxb input. For more details, see the sdtxb signal description in this section.	<b>I/O</b>
<b>outn1</b>	<b>Twisted-Pair Receive Input (Negative), or FX Transmit Output (Negative)</b> The sdtxb input controls the configuration of the outp1/outn1 signals. The outp1/outn1 signals function as twisted-pair outputs or fiber optic inputs, based on the signal level of the corresponding sdtxb input. For more details, see the sdtxb signal description in this section.	<b>I/O</b>
<b>sdtxb</b>	<b>FX Signal Detect Input/FX Interface Disable</b> When this line is not tied to GND, the FX interface is enabled and this line becomes an ECL signal detect input. When this line is tied to GND, the FX interface is disabled and the TP interface is enabled.	<b>I</b>
<b>rextp, rextn</b>	<b>Transmit Current Set</b> An external resistor connected between the rextp and rextn inputs sets the peak output current for the TP and FX transmit outputs according to the following formula: $R_{EXT} = \frac{10K}{I_{OUT}} \times I_{REF}$ where: $R_{EXT}$ is the value of the external resistor $I_{OUT}$ is the peak output current $I_{REF} = 40.0 \times \sqrt{2}$ mA (100 Mbits/s, UTP) 32.6 x $\sqrt{2}$ mA (100 Mbits/s, STP) 100.0 x $\sqrt{2}$ mA (10 Mbits/s, UTP) 81.6 x $\sqrt{2}$ mA (10 Mbits/s, STP)	<b>I</b>



## Controller Interface Signals (MII and SMII)

<b>ckin</b>	<b>Global Clock In</b>	<b>I</b>
	This clock input generates all the device's internal clocks. Controller interface data for all channels is latched in and out of the device on the rising edges of ckin. In MII mode, ckin must run at 25 MHz; in SMII mode, it must run at 125 MHz.	
<b>macif_sel_pin</b>	<b>Controller Interface Select</b>	<b>Pullup I</b>
	This input is tied HIGH to select MII mode and tied LOW to select SMII mode.	
<b>s_smii_pin</b>	<b>SMII Source Synchronous Mode Select</b>	<b>I</b>
	This pin is tied HIGH for SMII source synchronous mode and tied LOW for source non-synchronous mode.	
<b>mtxd[3:0]</b>	<b>Transmit Data Input</b>	<b>I</b>
	Transmit, 4-bit parallel data in for processing and transmission over the TP or FX outputs. The data is clocked in on the rising edge of ckin in MII and SMII modes.	
<b>mtxen</b>	<b>Transmit Enable Input</b>	<b>I</b>
	In MII mode, the mtxen input from the controller interface is asserted to indicate valid data on mtxd and mtixer. These inputs are clocked in on the rising edges of ckin. In SMII mode, this signal is not used.	
<b>mtxer</b>	<b>Transmit Error</b>	<b>I</b>
	When asserted, this signal indicates that an error was detected in the connecting MAC. When mtxer is asserted for one or more clock periods while mtxen is asserted, the PHY-110 transmits one or more symbols in the current frame which are not part of the valid data or delimiter set. The PHY-110 ignores mtxer when mtxen is deasserted.	
<b>mtxc</b>	<b>Transmit Clock</b>	<b>O</b>
	Timing signal for all transmit nibble operations. It is 25 MHz in 100 Mbits/s operation and 2.5 MHz in 10 Mbits/s operation.	

<b>mcrs</b>	<b>Carrier Sense</b> In MII mode, this output is asserted when valid data is detected on the receive TP or FX inputs. The output toggles at 12.5 MHz when no more valid data is detected but data is still being output on the mrxd[3:0] pins. mcrs is deasserted on the rising edge of ckin when data output on mrxd[3:0] has been completed. mcrs is not used in SMII mode.	<b>O</b>
<b>mcol</b>	<b>Collision</b> This signal is asserted when the PHY-110 detects simultaneous transmit and receive activity in half-duplex mode.	<b>O</b>
<b>rx_sync_in</b>	<b>Global SMII Synchronization</b> In SMII mode, the rx_sync_in input is asserted once every ten mtxd/mrxd bits to indicate the beginning of each 10-bit data segment on mtxd/mrxd. rx_sync_in is clocked into the core on the rising edge of ckin. In MII mode, rx_sync_in is not used.	<b>I</b>
<b>mrxd[3:0]</b>	<b>Receive Data Out</b> These signals connect to the controller interface. They contain data from the receive TP or FX inputs and are clocked out on the rising edge of ckin in MII and SMII modes.	<b>O</b>
<b>mrxdv</b>	<b>Receive Data Valid</b> The PHY-110 asserts this signal when it is presenting valid data on the mrxd[3:0] lines. The mrxdv signal remains asserted for the entire duration of the frame and is deasserted prior to the first rising edge following the end of the frame.	<b>O</b>
<b>mrxc</b>	<b>Receive Error</b> This controller interface output is asserted when coding or other specified errors are detected on the TP or FX inputs. It is clocked out on the rising edge of mtxc in MII mode. In SMII mode, mrxc is not used.	<b>O</b>
<b>mrxc</b>	<b>Receive Clock</b> Timing signal for all receive nibble operations. It is 25 MHz in 100 Mbits/s operation and 2.5 MHz in 10 Mbits/s operation.	<b>O</b>

## Management Interface (MI) Signals

<b>mdc</b>	<b>MI Clock</b> <span style="float: right;"><b>I</b></span> The mdc clock shifts serial data for the internal registers into and out of the mdio line on its rising edge.
<b>mdi</b>	<b>MI Input Data</b> <span style="float: right;"><b>I</b></span> This line carries serial data to the internal registers. The data is clocked in the core on the rising edge of mdc.
<b>mdo</b>	<b>MI Output Data</b> <span style="float: right;"><b>O</b></span> This line carries serial data from the internal registers. The data is clocked out of the core on the rising edge of mdc.
<b>mdoen</b>	<b>Management Data Output Enable</b> <span style="float: right;"><b>O</b></span> This signal is asserted when valid data is placed on mdo and can be used as a data strobe by the connecting device.
<b>mdintn</b>	<b>MI Interrupt</b> <span style="float: right;"><b>O.D. Pullup O</b></span> The mdintn signal is an active LOW interrupt output. It is asserted when there is a change in certain internal register bits and deasserted after all changed bits have been read.
<b>phyad[3:0]</b>	<b>MI Physical Address</b> <span style="float: right;"><b>I</b></span> This is the 4-bit address provided to the PHY-110. It is a unique address and distinguishes this PHY-110 from any other PHY present in the system. The PHY-110 only responds to transactions if the address in the management frame matches the address on these pins.
<b>phyad_offs[4:0]</b>	<b>Physical Address Offset</b> <span style="float: right;"><b>I</b></span> These signals are only relevant when this PHY-110 is used for multi-port designs. In multi-port designs the 5-bit offset helps determine the unique 5-bit address of a port, since the device will only have a 5-bit address input. For example, in a two-port design, the offset of the first port is zero and the offset of the second port is one. When the offset is added to phyad[4:0], the port gets its unique address. The address offset is a 5-bit input since the absolute maximum number of PHYs that can be controlled by an STA is 32.

## LED Signals

### led0–3 **Parallel LED Outputs 0–3** **O**

These outputs can each be programmed through the MI serial port to indicate any one of 16 events when they are asserted. The following table lists the events and indicates the default for each output.

Events	Defaults
FEF (Far End Failure)	
Blink	
HI Z	
OFF	
ON	
10/100	led0
HDX/FDX	led1
COL	
ACT	led2
XMTACT	
RCVACT	
LINK + ANEG	
LINK + ACT	
LINK100	
LINK10	
LINK DETECT	led3

These outputs can drive an LED from either  $V_{DD}$  or GND.

### sled\_out (led\_1 pin) **Serial LED Out** **O**

LED data output line in serial LED mode.

### sled\_latchen (led\_2 pin) **Serial LED Latch Enable** **O**

The latch signal is a one-clock wide pulse indicating the end of a frame.

### sled\_clko (led\_3 pin) **Serial LED Clock** **O**

This signal clocks the data out on sled\_out at 1 MHz.

## Logic Scan Interface Signals

<b>scanmode</b>	<b>Scan Mode Select</b> This input is asserted to select the logic scan mode and deasserted (default) for normal operation.	<b>I</b>
<b>test_se</b>	<b>Scan Chain Enable</b> This input is asserted to enable the scan and put all the logic in the scan chain into scan mode.	<b>I</b>
<b>scanck</b>	<b>Scan Clock</b> The scan clock is connected to all flops during scan mode.	<b>I</b>
<b>test_si</b>	<b>Scan Data In</b> This is the input of the core scan chain during scan mode. Scan patterns will be loaded to this input pin.	<b>I</b>
<b>test_so</b>	<b>Scan Data Out</b> This is the output of the scan chain to carry the scan patterns out of the core during scan mode.	<b>O</b>

## Miscellaneous Signals

<b>cross_pin</b>	<b>Crossover Enable</b> Asserting the cross input causes a manual crossover of the TP outputs and inputs whether or not autocrossover is enabled (see config[2:0] following).	<b>I</b>
<b>config[2:0]</b>	<b>Core Configurations</b> The config[2:0] inputs are read at reset and their coding is used to set the default condition of the register configuration bits as shown in <a href="#">Table 1</a> . For example, a config setting of 0b010 turns off AutoNegotiation, sets operation to 10 Mb/s half duplex, and turns off autocrossover.	<b>I</b>

**Table 1      PHY-110 Configurations**

config[2:0]	Internal Register Bits			
	AUTO	SPDSEL	DPLX	AUTOXEN
0b000	0b1 = ON	X	X	0b1 = ON
0b001	0b1 = ON	X	X	0b0 = OFF
0b010	0b0 = OFF	0b0 = 10 Mbits/s	0b0 = Half	0b0 = OFF
0b011	0b0 = OFF	0b0 = 10 Mbits/s	0b1 = Full	0b0 = OFF
0b100	0b0 = OFF	0b1 = 100 Mbits/s	0b0 = Half	0b0 = OFF
0b101	0b0 = OFF	0b1 = 100 Mbits/s	0b1 = Full	0b0 = OFF
0b110	0b0 = OFF	0b0 = 10 Mbits/s	0b0 = Half	0b1 = ON
0b111	0b0 = OFF	0b1 = 100 Mbits/s	0b0 = Half	0b0 = OFF

**rx**      **Hardware Reset**      **Pullup I**

This input is asserted and then deasserted to reset the core. The core completes reset 100 ms after this signal is deasserted.

**pd**      **Power Down**      **I**

When asserted, pd powers down all of the Common Reference circuits except those that generate the frck25m clock signal.

## Power Supplies

**vddrx, vddtx, vssrx, vsstxcore, vsstxio**      **I**

1.8 V analog supplies and grounds.

**vddl, vssl**      **I**

1.8 V digital supply and ground for digital core circuits.

---

## Notes

---

# Notes

---

## Headquarters

LSI Logic Corporation  
North American Headquarters  
Milpitas CA  
Tel: 408.433.8000  
Fax: 408.433.8989

LSI Logic Europe Ltd  
European Headquarters  
Bracknell England  
Tel: 44.1344.426544  
Fax: 44.1344.481039

LSI Logic K.K.  
Headquarters  
Tokyo Japan  
Tel: 81.3.5463.7821  
Fax: 81.3.5463.7820

*To receive product literature, visit us at <http://www.lsillogic.com>.  
For a current list of our distributors, sales offices, and design resource centers, view our web page located at  
[http://www.lsillogic.com/contacts/na\\_salesoffices.html](http://www.lsillogic.com/contacts/na_salesoffices.html).*

## ISO 9000 Certified



Printed on  
Recycled Paper

This document is preliminary. As such, it contains data derived from functional simulations and performance estimates. LSI Logic has not verified the functional descriptions or electrical and mechanical specifications using production parts.

The LSI Logic logo design, FlexStream, and G12 are trademarks or registered trademarks of LSI Logic Corporation. All other brand and product names may be trademarks of their respective companies.

LSI Logic Corporation reserves the right to make changes to any products and services herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase, lease, or use of a product or service from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or of third parties.