

2-Mbit (128 K × 16) Static RAM

Features

■ Very high speed: 45 ns

■ Wide voltage range: 2.2 V to 3.6 V and 4.5 V to 5.5 V

■ Ultra low standby power

Typical standby current: 1 μA

Maximum standby current: 7 μA

■ Ultra low active power

□ Typical active current: 2 mA at f = 1 MHz

■ Easy memory expansion with CE and OE features

■ Automatic power-down when deselected

 Complementary metal oxide semiconductor (CMOS) for optimum speed and power

Available in Pb-free 44-pin thin small outline package (TSOP) II package

Functional Description


The CY62136ESL is a high performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life $^{\text{TM}}$ (MoBL $^{\text{\tiny B}}$) in portable

applications such as cellular telephones. The device also has an automatic power down feature that reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected (CE HIGH). The input and output pins (I/O₀ through I/O₁₅) are placed in a high impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH) or during a write operation (CE LOW and WE LOW).

 $\overline{\text{To}}$ write to the device, take Chip Enable $\overline{(\text{CE})}$ and Write Enable $\overline{(\text{WE})}$ inputs LOW. If Byte Low Enable $\overline{(\text{BLE})}$ is LOW, then data from I/O pins (I/O₀ through I/O₇) is written into the location specified on the address pins (A₀ through A₁₆). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₆).

To read <u>fro</u>m the device, take Chip Enable (CE) <u>and</u> Output Enable (\overline{OE}) LOW <u>while</u> forcing the Write Enable (WE) HIGH. If Byte Low Enable (\overline{BLE}) is LOW, then data from the memory location specified by <u>the address</u> pins appears on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See the <u>Truth Table on page 11</u> for a complete description of read and write modes.

Logic Block Diagram







Contents


Pin Configuration	3
Product Portfolio	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	
Capacitance	
Thermal Resistance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	6
Switching Characteristics	7
Switching Waveforms	

Truth Table	11
Ordering Information	12
Ordering Code Definitions	12
Package Diagram	13
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	15
Products	15
PSoC Solutions	15



Pin Configuration

Figure 1. 44-pin TSOP II (Top View) [1]



Product Portfolio

		V _{CC} Range (V) ^[2]		Power Dissipation					
Product	Range		Speed	Operating I _{CC} , (mA)			Standby, I _{SB2} (μΑ)		
Floudet	ixange	ACC Iraniae (A)	(ns)	f = 1MHz		f = 1MHz f = f _{max}		(μA)	
				Typ [3]	Max	Typ [3]	Max	Typ [3]	Max
CY62136ESL	Industrial	2.2 V to 3.6 V and 4.5 V to 5.5 V	45	2	2.5	15	20	1	7

- 1. NC pins are not connected on the die.
- Datasheet specifications are not guaranteed for V_{CC} in the range of 3.6 V to 4.5 V.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V, and V_{CC} = 5 V, T_A = 25 °C.



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Ambient temperature with Supply voltage to ground potential-0.5 V to 6.0 V DC voltage applied to outputs in High Z State $^{[4,\ 5]}$ -0.5 V to 6.0 V DC input voltage^[4, 5]-0.5 V to 6.0 V

Output current into outputs (LOW)	20 mA
Static discharge voltage(MIL-STD-883, Method 3015)	>2001 V
Latch up current	> 200 mA

Operating Range

Device	Range	Ambient Temperature	V _{CC} ^[6]	
CY62136ESL	Industrial	–40 °C to +8 5 °C	2.2 V–3.6 V, and 4.5 V–5.5 V	

Electrical Characteristics

Over the Operating Range

Daramatar	Description	Toot	Conditions		45 ns		Unit
Parameter	Description	Test Conditions		Min	Typ [7]	Max	Ullit
V _{OH}	Output HIGH voltage	2.2 ≤ V _{CC} ≤ 2.7	I _{OH} = -0.1 mA	2.0	-	-	V
		$2.7 \le V_{CC} \le 3.6$	I _{OH} = -1.0 mA	2.4	_	_	
		4.5 <u><</u> V _{CC} <u><</u> 5.5	$I_{OH} = -1.0 \text{ mA}$	2.4	-	-	
V _{OL}	Output LOW voltage	2.2 <u><</u> V _{CC} <u><</u> 2.7	I _{OL} = 0.1 mA	-	-	0.4	V
		$2.7 \le V_{CC} \le 3.6$	I _{OL} = 2.1 mA	-	_	0.4	
		4.5 <u><</u> V _{CC} <u><</u> 5.5	I _{OL} = 2.1 mA	-	-	0.4	
V _{IH}	Input HIGH voltage	2.2 <u><</u> V _{CC} <u><</u> 2.7	<u>.</u>	1.8	-	V _{CC} + 0.3	V
		2.7 ≤ V _{CC} ≤ 3.6		2.2	-	V _{CC} + 0.3	
		4.5 <u><</u> V _{CC} <u><</u> 5.5		2.2	-	V _{CC} + 0.5	
V_{IL}	Input LOW voltage	$2.2 \le V_{CC} \le 2.7$ $2.7 \le V_{CC} \le 3.6$		-0.3	-	0.6	V
				-0.3	-	0.8	
		4.5 <u><</u> V _{CC} <u><</u> 5.5		-0.5	-	0.8	
I _{IX}	Input leakage current	$GND \leq V_1 \leq V_{CC}$		– 1	_	+1	μА
I _{OZ}	Output leakage current	GND \leq $V_O \leq$ V_{CC} , Outp	out disabled	- 1	-	+1	μА
I _{CC}	V _{CC} Operating supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$	-	15	20	mA
	current	f = 1 MHz	I _{OUT} = 0 mA, CMOS levels	_	2	2.5	
I _{SB1} ^[8]	power-down current —	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V, V}_{\text{IN}}$ $f = f_{\text{max}}$ (Address and $f = 0$ (OE, BHE, BLE a	_	1	7	μА	
I _{SB2} ^[8]		$\overline{CE} \ge V_{CC} - 0.2 \text{ V, } V_{IN}$	\geq V _{CC} – 0.2 V or V _{IN} \leq 0.2 V,	-	1	7	μА

Notes

- 4. $V_{IL}(min) = -2.0 \text{ V}$ for pulse durations less than 20 ns.
- 5. $V_{IH}(max) = V_{CC} + 0.75 \text{ V}$ for pulse durations less than 20 ns.

- Tull Device AC operation assumes a 100 µs ramp time from 0 to V_{CC} (min) and 200 µs wait time after V_{CC} stabilization.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V, and V_{CC} = 5 V, T_A = 25 °C.
 Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.



Capacitance


Parameter [9]	Description	Description Test Conditions		Unit
C _{IN}	Input capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter [9]	Description	Test Conditions	44-pin TSOP II	Unit
Θ_{JA}	Thermal resistance (Junction to ambient)	Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	77	°C/W
Θ ^{JC}	Thermal resistance (Junction to case)		13	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Parameters	2.5 V	3.0 V	5.0 V	Unit
R1	16667	1103	1800	Ω
R2	15385	1554	990	Ω
R _{TH}	8000	645	639	Ω
V _{TH}	1.20	1.75	1.77	V

Note

^{9.} Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ [10]	Max	Unit	
V_{DR}	V _{CC} for data retention			1.0	-	-	٧
I _{CCDR} ^[11]	Data retention current	$\overline{\text{CE}} \ge V_{\text{CC}} - 0.2 \text{ V},$ $V_{\text{IN}} \ge V_{\text{CC}} - 0.2 \text{ V or } V_{\text{IN}} \le 0.2 \text{ V}$	V _{CC} = 1.0 V	_	0.8	3	μА
t _{CDR} ^[12]	Chip deselect to data retention time			0	_	_	ns
t _R ^[13]	Operation recovery time			45	_	-	ns

Data Retention Waveform

Figure 3. Data Retention Waveform



Notes

^{10.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

11. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} specification. Other inputs can be left floating.

12. Tested initially and after any design or process changes that may affect these parameters.

13. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.



Switching Characteristics

Over the Operating Range

Parameter [14, 15]	Description	45	45 ns			
Parameter [11, 19]	Description	Min	Max	Unit		
Read Cycle						
t _{RC}	Read cycle time	45	_	ns		
t _{AA}	Address to data valid	_	45	ns		
t _{OHA}	Data hold from address change	10	-	ns		
t _{ACE}	CE LOW to data valid	_	45	ns		
t _{DOE}	OE LOW to data valid	_	22	ns		
t _{LZOE}	OE LOW to Low Z [16]	5	-	ns		
t _{HZOE}	OE HIGH to High Z [16, 17]	_	18	ns		
t _{LZCE}	CE LOW to Low Z [16]	10	-	ns		
t _{HZCE}	CE HIGH to High Z [16, 17]	_	18	ns		
t _{PU}	CE LOW to power-up	0	-	ns		
t _{PD}	CE HIGH to ower-down	-	45	ns		
t _{DBE}	BLE/BHE LOW to data valid	_	22	ns		
t _{LZBE}	BLE/BHE LOW to Low Z [16]	5	_	ns		
t _{HZBE}	BLE/BHE HIGH to High Z [16, 17]	_	18	ns		
Write Cycle [18]						
t _{WC}	Write cycle time	45	_	ns		
t _{SCE}	CE LOW to write end	35	_	ns		
t _{AW}	Address setup to write end	35	_	ns		
t _{HA}	Address hold from write end	0	_	ns		
t _{SA}	Address setup to write start	0	_	ns		
t _{PWE}	WE pulse width	35	_	ns		
t _{BW}	BLE/BHE LOW to write end	35	_	ns		
t _{SD}	Data setup to write end	25		ns		
t _{HD}	Data hold from write end	0	_	ns		
t _{HZWE}	WE LOW to High Z [16, 17]	_	18	ns		
t _{LZWE}	WE HIGH to Low Z [16]	10	-	ns		

^{14.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3 V, and output loading of the specified I_{OL}/I_{OH} as shown in the Figure 2 on page 5.
15. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.
16. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZDE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any device.
17. t_{HZOE}, t_{HZCE}, t_{HZBE}, and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.
18. The internal write time of the memory is defined by the overlap of WE, CE = V_{II}, BHE, BLE or both = V_{IL}. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.



Switching Waveforms

Figure 4. Read Cycle No.1: Address Transition Controlled [19, 20]





Figure 5. Read Cycle No. 2: $\overline{\text{OE}}$ Controlled [20, 21]



^{19. &}lt;u>The</u> device is continuously selected. <u>OE</u>, <u>CE</u> = V_{IL}, <u>BHE</u>, <u>BLE</u>, or both = V_{IL}. 20. <u>WE</u> is HIGH for read cycle. 21. Address valid before or similar to <u>CE</u>, <u>BHE</u>, <u>BLE</u> transition LOW.



Switching Waveforms (continued)

Figure 6. Write Cycle No 1: $\overline{\text{WE}}$ Controlled [22, 23, 24]





Figure 7. Write Cycle 2: CE Controlled [22, 23, 24]



Notes

^{22.} The internal write time of the memory is defined by the overlap of WE, $\overline{CE} = V_{|L|}$, \overline{BHE} and/or $\overline{BLE} = V_{|L|}$. All signals are ACTIVE to initiate a write and any of these signals terminate a write by going INACTIVE. The data input setup and hold timing are referenced to the edge of the signal that terminates the write.

23. Data I/O is high impedance if $\overline{OE} = V_{|H|}$.

24. If \overline{CE} goes HIGH similareously with $\overline{VE} = V_{|H|}$, the output remains in a high impedance state.

^{25.} During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 8. Write Cycle 3: WE Controlled, OE LOW [26]





Figure 9. Write Cycle 4: BHE/BLE Controlled, OE LOW [26]



^{26.} If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ = V_{IH}, the output remains in a high impedance state. 27. During this period, the I/Os are in output state. Do not apply input signals.



Truth Table

CE [28]	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	X ^[28]	X ^[28]	High Z	Deselect/power-down	Standby (I _{SB})
L	Х	Х	Н	Н	High Z	Output disabled	Active (I _{CC})
L	Н	L	L	L	Data out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data out (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Read	Active (I _{CC})
L	Н	Н	L	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	L	Н	High Z	Output disabled	Active (I _{CC})
L	L	Х	L	L	Data in (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	L	Х	Н	L	Data in (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data in (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Write	Active (I _{CC})


Note
28. The 'X' (Don't care) state for the Chip enable ($\overline{\text{CE}}$) and Byte enables ($\overline{\text{BHE}}$ and $\overline{\text{BLE}}$) in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62136ESL-45ZSXI 51-85087		44-pin TSOP Type II (Pb-free)	Industrial


Ordering Code Definitions





Package Diagram

Figure 10. 44-pin TSOP Z44-II, 51-85087



Acronyms

Acronym	Description			
BLE	byte low enable			
BHE	byte high enable			
CE	chip enable			
CMOS	complementary metal oxide semiconductor			
I/O	input/output			
ŌE	output enable			
SRAM	static random access memory			
TSOP	thin small outline package			
WE	write enable			

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	Mega Hertz		
μΑ	micro Amperes		
μS	micro seconds		
mA	milli Amperes		
mm	milli meter		
ns nano seconds			
%	percent		
pF	pico Farads		
Ω ohms			
V	Volts		
W	Watts		



Document History Page

	Document Title: CY62136ESL MoBL [®] , 2-Mbit (128 K × 16) Static RAM Document Number: 001-48147					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change		
**	2615537	VKN/PYRS	12/03/08	New Data Sheet		
*A	2718906	VKN	06/15/2009	Post to external web		
*B	2944332	VKN	06/04/2010	Added Contents Added footnote for I _{SB2} parameter in Electrical Characteristics Added Footnote 2 in Switching Characteristics Added footnote related to Chip enable and Byte enables in Truth Table Updated Package Diagram		
*C	3126445	RAME	01/03/2011	Updated datasheet as per new template Added Acronyms and Units of Measure. Added Ordering Code Definitions Converted all table note to footnote.		
*D	3283711	RAME	06/15/2011	Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines."). Updated in new template.		



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2008-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-48147 Rev. *D

Revised June 15, 2011

Page 15 of 15