

ADVANCED INFORMATION


DESCRIPTION:

The DPS256S32AW is a 256K x 32 high-density, static RAM module comprised of eight 128K x 8 monolithic SRAM's, an advanced high-speed CMOS decoder, resistor network and decoupling capacitors surface mounted on a FR-4 SIMM substrate.

The DPS256S32AW operates from a single +5V supply and all input and output pins are completely TTL-compatible.

FEATURES:


- Configuration: 256K x 32, 512K x 16, 1M x 8
- Access Times: 20, 25, 35, 45ns
- Fully Static Operation - No Clock or Refresh Required
- All inputs and Outputs are TTL-Compatible
- 64 Pin FR-4 SIMM Module



PIN-OUT DIAGRAM

TOP VIEW

INDEX	1	VSS
	2	N.C.
	3	N.C.
	4	I/O0
	5	I/O8
	6	I/O1
	7	I/O9
	8	I/O2
	9	I/O10
	10	I/O3
	11	I/O11
	12	VDD
	13	A0
	14	A7
	15	A1
	16	A8
	17	A2
	18	A9
	19	I/O12
	20	I/O4
	21	I/O13
	22	I/O5
	23	I/O14
	24	I/O6
	25	I/O15
	26	I/O7
	27	VSS
	28	WE
	29	A15
	30	A14
	31	CE1
	32	CE0
	33	CE3
	34	CE2
	35	A17
	36	A16
	37	OE
	38	VSS
	39	I/O24
	40	I/O18
	41	I/O25
	42	I/O17
	43	I/O26
	44	I/O18
	45	I/O27
	46	I/O19
	47	A3
	48	A10
	49	A4
	50	A11
	51	A5
	52	A12
	53	VDD
	54	A13
	55	A6
	56	I/O20
	57	I/O28
	58	I/O21
	59	I/O29
	60	I/O22
	61	I/O30
	62	I/O23
	63	I/O31
	64	VSS



30A093-10
REV. A

This document contains information on a product under consideration for development at Dense-Pac Microsystems, Inc. Dense-Pac reserves the right to change or discontinue information on this product without prior notice.

ADVANCED INFORMATION

PIN NAMES	
A0 - A17	Address Inputs
I/O0 - I/O31	Data In/Out
$\overline{CE}0 - \overline{CE}3$	Chip Enables
\overline{WE}	Write Enable
\overline{OE}	Output Enable
V _{DD}	Power (+5V)
V _{SS}	Ground
N.C.	No Connect

TRUTH TABLE					
Mode	\overline{CE}	\overline{WE}	\overline{OE}	I/O Pin	Supply Current
Not Selected	H	X	X	HIGH-Z	Standby
D _{OUT} Disable	L	H	H	HIGH-Z	Active
Read	L	H	L	D _{OUT}	Active
Write	L	L	X	D _{IN}	Active

H = HIGH L = LOW X = Don't Care

RECOMMENDED OPERATING RANGE ¹					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input HIGH Voltage	2.2		V _{DD} +0.3	V
V _{IL}	Input LOW Voltage	-0.5 ²		0.8	V
T _A	Operating Temp.	0	+25	+70	°C

CAPACITANCE ⁴ : T _A = 25°C, F = 1.0MHz				
Symbol	Parameter	Max.	Unit	Condition
C _{ADR}	Address Input	90	pF	V _{IN} = 0V
C _{CE}	Chip Enable	20		
C _{WE}	Write Enable	90		
C _{OE}	Output Enable	90		
C _{I/O}	Data Input/Output	30		

DC OUTPUT CHARACTERISTICS					
Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{OH}	HIGH Voltage	I _{OH} = -4.0mA	2.4	-	V
V _{OL}	LOW Voltage	I _{OL} = 8.0mA		0.4	V

ABSOLUTE MAXIMUM RATINGS ³			
Symbol	Parameter	Max.	Unit
T _{STC}	Storage Temperature	-40 to +125	°C
T _{BIAS}	Temperature Under Bias	-10 to +85	°C
V _{DD}	Supply Voltage ¹	-0.5 to +7.0	V
V _{I/O}	Input/Output Voltage ¹	-0.5 to V _{DD} + 0.5	V

DC OPERATING CHARACTERISTICS: Over operating ranges					
Symbol	Characteristics	Test Conditions	COMMERCIAL		Unit
			Min.	Max.	
I _{IN}	Input Leakage Current	V _{IN} = 0V to V _{DD}	-40	+40	µA
I _{OUT}	Output Leakage Current	V _{I/O} = 0V to V _{DD} , \overline{CE} or \overline{OE} = V _{IH} , or \overline{WE} = V _{IL}	-10	+10	µA
I _{CC}	Operating Supply Current	Cycle = min., Duty = 100%, I _{OUT} = 0mA	x8	565	mA
			x16	690	
			x32	940	
I _{SB1}	Full Standby Supply Current (CMOS)	V _{IN} ≥ V _{DD} - 0.2V or V _{IN} ≤ V _{SS} + 0.2V, \overline{CE} ≥ V _{DD} - 0.2V		80	mA
I _{SB2}	Standby Current (TTL)	\overline{CE} = V _{IH} , V _{IN} = V _{IH} or V _{IN}		440	mA
V _{OL}	Output Low Voltage	I _{OUT} = 8.0mA		0.4	V
V _{OH}	Output High Voltage	I _{OUT} = -4.0mA	2.4		V


ADVANCED INFORMATION

AC TEST CONDITIONS	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns *
Input and Output Timing Reference Levels	1.5V

* Transition measured between 0.8V and 2.2V.

Figure 1. Output Load

** Including Probe and Jig Capacitance.





Output Load		
Load	Cl	Parameters Measured
1	100pF	except tCLZ, tOLZ, tCHZ, tOHZ, tWHZ, and tWLZ
2	5pF	tCLZ, tOLZ, tCHZ, tOHZ, tWHZ, and tWLZ

AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges											
No.	Symbol	Parameter	20ns		25ns		35ns		45ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	tRC	Read Cycle Time	20		25		35		45		ns
2	tAA	Address Access Time		20		25		35		45	ns
3	tCO	Chip Enable to Output Valid		20		25		35		45	ns
4	tOV	Output Enable to Output Valid		8		10		25		35	ns
5	tCLZ	Chip Enable to Output in LOW-Z ^{4,6}	5		5		5		5		ns
6	tOLZ	Output Enable to Output in LOW-Z ^{4,6}	0		0		0		0		ns
7	tCHZ	Chip Enable to Output in HIGH-Z ^{4,6}		10		12		25		25	ns
8	tOHZ	Output Enable to Output in HIGH-Z ^{4,6}		8		10		15		20	ns
9	tOH	Output Hold from Address Change	5		3		3		5		ns

AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges ^{6,7}											
No.	Symbol	Parameter	20ns		25ns		35ns		45ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
10	tWC	Write Cycle Time	20		25		35		45		ns
11	tAW	Address Valid to End of Write	17		20		30		40		ns
12	tcw	Chip Enable to End of Write	17		20		30		40		ns
16	tAS	Address Set-up Time ^{***}	0		0		0		0		ns
15	tWP	Write Pulse Width	15		20		25		35		ns
17	tAH	Address Hold Time	5		5		5		5		ns
18	tWHZ	Write Enable to Output in HIGH-Z ^{4,6}		8		10		15		20	ns
13	tDW	Data to Write Time Overlap	10		15		15		20		ns
14	tDH	Data Hold Time from Write Time	0		0		0		0		ns
19	tOW	Output Active from End of Write	3		3		3		5		ns

*** Valid for both Read and Write Cycles.




ADVANCED INFORMATION



NOTES:

1. All voltages are with respect to V_{SS} .
2. -2.0V min. for pulse width less than 20ns (V_{IL} min. = -0.5V at DC level).
3. Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
4. This parameter is guaranteed and not 100% tested.
5. Transition is measured at the point of ± 500 mV from steady state voltage.
6. When \overline{OE} and \overline{CE} are LOW and \overline{WE} is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
7. The outputs are in a high impedance state when \overline{WE} is LOW.



ADVANCED INFORMATION



DPS256S32AW

Dense-Pac Microsystems, Inc.

ADVANCED INFORMATION



Dense-Pac Microsystems, Inc.

7321 Lincoln Way ♦ Garden Grove, California 92841-1428
(714) 898-0007 ♦ (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772 ♦ <http://www.dense-pac.com>

■ 2759415 0001732 910 ■