03E 08242

T-49-17-07

Z8400 Military Z80® CPU Central Processing Unit

Zilog

Military Electrical Specification

July 1985

FEATURES

- The instruction set contains 158 instructions. The 78 instructions of the 8080A are included as a subset; 8080A software compatibility is maintained.
- 2.5 MHz and 4 MHz clocks for the Z80 and Z80A CPU result in rapid instruction execution with consequent high data throughput.
- The extensive instruction set includes string, bit, byte, and word operations. Block searches and block transfers, together with indexed and relative addressing, result in the most powerful data handling capabilities in the microcomputer industry.
- The Z80 microprocessors and associated family of peripheral controllers are linked by a vectored interrupt system. This system may be daisy-chained to allow

implementation of a priority interrupt scheme. Little, if any, additional logic is required for dalsy-chaining.

- Duplicate sets of both general-purpose and flag registers are provided, easing the design and operation of system software through single-context switching, background-foreground programming, and single-level interrupt processing. In addition, two 16-bit index registers facilitate program processing of tables and arrays.
- There are three modes of high speed interrupt processing: 8080 compatible, non-Z80 peripheral device, and Z80 Family peripheral with or without daisy chain.
- On-chip dynamic memory refresh counter.

GENERAL DESCRIPTION

The Z80 and Z80A CPUs are third-generation single-chip microprocessors with exceptional computational power. They offer higher system throughput and more efficient memory utilization than comparable second- and third-generation microprocessors. The internal registers contain 208 bits of read/write memory that are accessible to the programmer. These registers include two sets of six general-purpose registers which may be used individually as either 8-bit registers or as 16-bit register pairs. In addition, there are two sets of accumulator and flag registers. A group of "Exchange" instructions makes either set of main or alternate registers accessible to the programmer. The alternate set allows operation in foreground-background mode or it may be reserved for very fast interrupt response.

The Z80 also contains a Stack Pointer, Program Counter, two index registers, a Refresh register (counter), and an Interrupt register. The CPU is easy to incorporate into a system since it requires only a single +5 V power source, all output signals are fully decoded and timed to control standard memory or peripheral circuits; the CPU is supported by an extensive family of peripheral controllers. The internal block diagram (Figure 1) shows the primary functions of the Z80 processors. Subsequent text provides more detail on the Z80 I/O controller family, registers, instruction set, interrupts and daisy chaining, and CPU timing.




Figure 1. Z80 CPU Block Diagram

CPU TIMING

The CPU executes instructions by proceeding through a specific sequence of operations:

- Memory read or write
- I/O device read or write
- Interrupt acknowledge


The basic clock period is referred to as a T time or cycle, and three or more T cycles make up a machine cycle (M1, M2 or M3 for instance). Machine cycles can be extended either by the CPU automatically inserting one or more Wait states or by the insertion of one or more Wait states by the user.

Instruction Opcode Fetch. The CPU places the contents of the Program Counter (PC) on the address bus at the start of the cycle (Figure 2). Approximately one-half clock cycle later, MREQ goes active. When active, RD indicates that the memory data can be enabled onto the CPU data bus.

The CPU samples the WAIT input with the falling edge of clock state T₂. During clock states T₃ and T₄ of an M1 cycle dynamic RAM refresh can occur while the CPU starts decoding and executing the instruction. When the Refresh Control signal becomes active, refreshing of dynamic memory can take place.

03E 08244 D

T-49-17-07



T - Wait cycle added when necessary for slow ancilliary devices.

Figure 2. Instruction Opcode Fetch

Memory Read or Write Cycles. Figure 3 shows the timing of memory read or write cycles other than an opcode fetch (M1) cycle. The MREQ and RD signals function exactly as in the fetch cycle. In a memory write cycle, MREQ also

becomes active when the address bus is stable. The \overline{WR} line is active when the data bus is stable, so that it can be used directly as an R/W pulse to most semiconductor memories.





Figure 3. Memory Read or Write Cycles

03E 08246 D

Input or Output Cycles. Figure 4 shows the timing for an I/O read or I/O write operation. During I/O operations, the CPU automatically inserts a single Wait state (TwA). This

T-49-17-07
extra Wait state allows sufficient time for an I/O port to decode the address from the port address lines.




 T_{mil} = One wait cycle automatically inserted by CPU.

Figure 4. Input or Output Cycles

03E 08247 D _____ T-49-17-07

Interrupt Request/Acknowledge Cycle. The CPU samples the interrupt signal with the rising edge of the last clock cycle at the end of any instruction (Figure 5). When an interrupt is accepted, a special $\overline{\text{M1}}$ cycle is generated.

During this M1 cycle, IORQ becomes active (instead of MREQ) to indicate that the interrupting device can place an 8-bit vector on the data bus. The CPU automatically adds two Wait states to this cycle.



NOTES: 1) T_{LL} = Last state of any instruction cycle. 2) T_{min} = Walt cycle automatically inserted by CPU.

Figure 5. Interrupt Request/Acknowledge Cycle


Ь :

9984043 ZILOG INC

03E 08248 D ___ T-49-17-07

Non-Maskable Interrupt Request Cycle. NMI is sampled at the same time as the maskable interrupt input INT but has higher priority and cannot be disabled under software control. The subsequent timing is similar to that of a normal

instruction fetch except that data put on the bus by the memory is ignored. The CPU instead executes a restart (RST) operation and jumps to the $\overline{\text{NMI}}$ service routine located at address 0066H (Figure 6).




^{*}Although NMI is an asynchronous input, to guarantee its being recognized on the following machine cycle, NMI's falling edge must occur no late than the rising edge of the clock cycle proceding the last state of any instruction cycle (T_U).

Figure 6. Non-Maskable Interrupt Request Operation

Halt Acknowledge Cycle. When the CPU receives a <u>Halt</u> instruction, it executes NOP states until either an $\overline{\text{INT}}$ or $\overline{\text{NM}}$ input is received. When in the Halt state, the <u>HALT</u> output is

active and remains so until an interrupt is received (Figure 7). INT will also force a Halt exit.




^{*}Atthough NMI is an asynchronous input, to guarantee its being recognized on the following machine cycle, NMI's failing edge must occur no later than the rising edge of the clock cycle preceding the last state of any instruction cycle (T_U).

Figure 7. Halt Acknowledge Cycle

03E 08249 D T-49-17-07

Bus Request/Acknowledge Cycle. The CPU samples BUSREQ with the rising edge of the last clock period of any machine cycle (Figure 8). If BUSREQ is active, the CPU sets its address, data, and MREQ, IORQ, RD, and WR lines to a

high-impedance state with the rising edge of the next clock pulse. At that time, any external device can take control of these lines, usually to transfer data between memory and I/O devices.



NOTES: 1) T_{LM} = Last state of any M cycle. 2) T_{X} = An arbitrary clock cycle used by requesting device.

Figure 8. Z-BUS Request/Acknowledge Cycle

03E 08250 D T-49-17-07

Reset Cycle. RESET must be active for at least three clock cycles for the CPU to properly accept it. As long as RESET remains active, the address and data buses float, and the control outputs are inactive. Once RESET goes inactive,

three internal T cycles are consumed before the CPU resumes normal processing operation. RESET clears the PC register, so the first opcode fetch will be to location 0000H (Figure 9).




Figure 9. Reset Cycle

03E 08251

T-49-17-07

ABSOLUTE MAXIMUM RATINGS

Guaranteed by characterization/design.

Voltages on all pins with respect Operating Case Temperature - 55°C to - 125°C

Storage Temperature Range-65°C to +150°C

Absolute Maximum Power Dissipation......1.5 W

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

STANDARD TEST CONDITIONS

The DC Characteristics and Capacitance sections below apply for the following standard test conditions, unless otherwise noted.

Military Operating Temperature Range (T_C) -55°C to +125°C

Standard Military Test Condition +4.5V ≤ V_{CC} ≤ +5.5V

All voltages are referenced to GND (0V). Positive current flows into the referenced pin.

All AC parameters assume a load capacitance of 100 pf. Add 15 ns delay for each 50 pf increase in load up to a maximum of 200 pf for the data bus. AC timing measurements are referenced to 1.5 volts.

DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Unit	Test Condition
VILC	Clock Input Low Voltage	-0.3c	0.45ª	V	-
VIHC	Clock Input High Voltage	V _{CC} 6a	V _{CC} +.3a	٧	
V _{IL}	Input Low Voltage	-0.3c	0.8ª	٧	
V _{IH}	Input High Voltage	2.2a	V _{CC} a	٧	
VOL	Output Low Voltage		0.4a	٧	$I_{OL} = 2.0 \text{ mA}$
VoH	Output High Voltage	2.4a		V	$I_{OH} = -250 \mu\text{A}$
lcc	Power Supply Current		200a	mA	Note 2
ILI	Input Leakage Current		10ª	μΑ	$V_{IN} = 0.4$ to V_{CC}
ILO	3-State Output Leakage Current in Float	- 10a	10 ¹ a	μΑ	$V_{OUT} = 0.2$ to V_{CO}

^{1.} A₁₅-A₀, D₇-D₀, MREQ, IORQ, RD, and WR.

CAPACITANCE

Symbol	Parameter	Min	Max	Unit
CCLOCK	Clock Capacitance		35°	pf
CIN	Input Capacitance		5c	pf
C _{OUT}	Output Capacitance		15°	pf

NOTES:

T_A = 25°C, f = 1 MHz. Unmeasured pins returned to ground.

Parameter Test Status:

a Tested

b Guaranteed

C Guaranteed by Characterization/Design

^{2.} Measurements made with outputs floating.

03E 08252

T-49-17-07

AC CHARACTERISTICS[†]

			Z80 C	PU	Z80A CPU	
Number	Symbol	Parameter	Min	Max	Min	Max
1	TcC	Clock Cycle Time	400a*		250a*	
2	TwCh	Clock Pulse Width (High)	180a		110ª	
3	TwCl	Clock Pulse Width (Low)	180 ^a	1000a	110ª	1000s
4	TfC	Clock Fall Time		30c		300
5	TrC	Clock Rise Time		30°		309
6	TdCr(A)	Clock † to Address Valid Delay		145ª		110
7	TdA(MREQf)	Address Valid to MREQ ↓ Delay	125°*		65°*	
8	TdCf(MREQf)	Clock I to MREQ I Delay	•	100a		85
9	TdCr(MREQr)	Clock † to MREQ † Delay		100a		85
10	TwMREQh	MREQ Pulse Width (High)	170°*		1100*	
11	TwMREQI	MREQ Pulse Width (Low)	360°*		220°*	
12	TdCf(MREQr)	Clock I to MREQ ↑ Delay		100a		85
13	TdCf(RDf)	Clock d to RD d Delay		130a		95
14	TdCr(RDr)	Clock † to RD † Delay		100ª		85
15	TsD(Cr)	Data Setup Time to Clock †	50a		35a	
16	ThD(RDr)	Data Hold Time to RD t		0c		0
17	TsWAIT(Cf)	WAIT Setup Time to Clock #	70 ^a		70a	
18	ThWAIT(Cf)	WAIT Hold Time after Clock ↓		0с		0
19	TdCr(M1f)	Clock † to M1 ↓ Delay		130ª		100
20	TdCr(M1r)	Clock f to M1 f Delay		130a	•	100
21	TdCr(RFSHf)	Clock t to RFSH ↓ Delay		180a		130
22	TdCr(RFSHr)	Clock † to RFSH † Delay		150a		120
23	TdCf(RDr)	Clock to RD t Delay		110 ^a		85
24	TdCr(RDf)	Clock † to RD ↓ Delay		100a		85
25	TsD(Cf)	Data Setup to Clock I during M ₂ , M ₃ , M ₄ , or M ₅ Cycles	60ª		50a	
26	TdA(IORQf)	Address Stable prior to IORQ ↓	320°*		180°*	
27	TdCr(IORQf)	Clock to IORQ ↓ Delay		90a		75
28	TdCf(lORQr)	Clock I to IORQ ↑ Delay		110a		85
29	TdD(WRf)	Data Stable prior to WR ↓	190°*		80°*	
30	TdCf(WRf)	Clock I to WR I Delay		90a		80
31	TwWR	WR Pulse Width	360°*		220°*	
32	TdCf(WRr)	Clock to WR↑ Delay		100a		80
33	TdD(WRf)	Data Stable prior to WR ↓	20°*		-10°*	
34	TdCr(WRf)	Clock t to WR ↓ Delay		80a		65
35	TdWRr(D)	Data Stable from WR 1	120°*		60°*	
36	TdCf(HALT)	Clock ∮ to HALT † or ∮		300a		300
37	TwnMI	NMI Pulse Width	160°		160°	
38	TsBUSREQ(Cr)	BUSREQ Setup Time to Clock †	80a		50a	

^{*}For clock periods other than the minimums shown, calculate parameters using the table on the following page. Calculated values above assumed TrC = TrC = 20 ns. †Units in nanoseconds (ns).

Parameter Test Status:

a Tested b Guaranteed

[©] Guaranteed by Characterization/Design

03E 08253 D

T-49-17-07

AC CHARACTERISTICS† (Continued)

				CPU	Z80A CPU	
Number	Symbol	Parameter	Min	Max	Min	Max
39	ThBUSREQ(Cr)	BUSREQ Hold Time after Clock †	0c		Oc.	
40	TdCr(BUSACKf)	Clock † to BUSACK ↓ Delay		' 120a		100a
41	TdCf(BUSACKr)	Clock I to BUSACK ↑ Delay		110ª		100a
42	TdCr(Dz)	Clock † to Data Float Delay		90c		90c
43	TdCr(CTz)	Clock to Control Outputs Float Delay (MREQ, IORQ, RD, and WR)		1100		80c
44	TdCr(Az)	Clock to Address Float Delay		110°		909
45	TdCTr(A)	MREQ t, IORQ t, RD t, and WR t to Address Hold Time	160°*		80¢*	
46	TsRESET(Cr)	RESET to Clock † Setup Time	90a		60ª	
47	ThRESET(Cr)	RESET to Clock t Hold Time		0c		00
48	TsINTf(Cr)	INT to Clock † Setup Time	80a		80a	
49	ThINTr(Cr)	INT to Clock † Hold Time		0c		00
50	TdM1f(IORQf)	MI I to IORQ I Delay	920°*		565°*	
51	TdCf(IORQf)	Clock I to IORQ I Delay		110ª		85 ^a
52	TdCf(IORQr)	Clock † IORQ † Delay		100 ^a		85 ^a
53	TdCf(D)	Clock to Data Valid Delay		230a		150a

^{*}For clock periods other than the minimums shown, calculate parameters using the following table. Calculated values above assumed TrC = TrC = 20 ns. †Units in nanoseconds (ns).

Parameter Test Status:

- a Tested
- b Guaranteed
- © Guaranteed by Characterization/Design

FOOTNOTES TO AC CHARACTERISTICS

Number	Symbol	Z80	Z80A	
1 TcC		TwCh + TwCl + TrC + TfC	TwCh + TwCl + TrC + TfC	
7	TdA(MREQf)	TwCh + TfC - 75	TwCh + TfC 65	
10	TwMREQh	TwCh + TfC - 30	TwCh + TfC - 20	
11	TwMREQI	TcC - 40	TcC - 30	
26	TdA(IORQf)	TcC - 80	TcC 70	
29	TdD(WRf)	TcC - 210	TcC - 170	
31	TwWR	TcC - 40	TcC - 30	
33	TdD(WRf)	TwCl + TrC - 180	TwCl + TrC - 140	
35	TdWRr(D)	TwCl + TrC - 80	TwCl + TrC - 70	
45	TdCTr(A)	TwCl + TrC - 40	TwCl + TrC - 50	
50	TdMif(IORQf)	2TcC + TwCh + TfC - 80	2TcC + TwCh + TfC - 65	

AC Test Conditions: $V_{IH} = 2.2 \text{ V}$ $V_{IL} \approx 0.8 \text{ V}$ $V_{IHC} = V_{CC} - 0.6 \text{ V}$ $V_{ILC} \approx 0.45 \text{ V}$

 $V_{OH} = 1.5 V$ $V_{OL} = 1.5 V$ $FLOAT = \pm 0.5 V$

03E 08254 D

T-49-17-07

PIN DESCRIPTIONS

 A_0 - A_{15} . Address Bus (output, active High, 3-state). A_0 - A_{15} form a 16-bit address bus. The Address Bus provides the address for memory data bus exchanges (up to 64K bytes) and for I/O device exchanges.

BUSACK. Bus Acknowledge (output, active Low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR have entered their high-impedance states. The external circuitry can now control these lines.

BUSREQ. Bus Request (input, active Low). Bus Request has a higher priority than NMI and is always recognized at the end of the current machine cycle. BUSREQ forces the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR to go to a high-impedance state so that other devices can control these lines. BUSREQ is normally wired-OR and requires an external pullup for these applications. Extended BUSREQ periods due to extensive DMA operations can prevent the CPU from properly refreshing dynamic RAMs.

 D_0 - D_7 . Data Bus (input/output, active High, 3-state). D_0 - D_7 constitute an 8-bit bidirectional data bus, used for data exchanges with memory and I/O.

Halt. Halt State (output, active Low). HALT indicates that the CPU has executed a Halt instruction and is awaiting either a nonmaskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOPs to maintain memory refresh.

INT. Interrupt Request (input, active Low). Interrupt Request is generated by I/O devices. The CPU honors a request at the end of the current instruction if the internal software-controlled interrupt enable flip-flop (IFF) is enabled. INT is normally wired-OR and requires an external pullup for these applications.

IORQ. Input/Output Request (output, active Low, 3-state). IORQ indicates that the lower half of the address bus holds a valid I/O address for an I/O read or write operation. IORQ is also generated concurrently with M1 during an interrupt acknowledge cycle to indicate that an interrupt response vector can be placed on the data bus.

M1. Machine Cycle One (output, active Low). M1, together with MREQ, indicates that the current machine cycle is the opcode fetch cycle of an instruction execution. M1, together with IORQ, indicates an interrupt acknowledge cycle.

MREQ. Memory Request (output, active Low, 3-state). MREQ indicates that the address bus holds a valid address for a memory read or memory write operation.

NMI. Non-Maskable Interrupt (input, negative edgetriggered). NMI has a higher priority than INT. NMI is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop, and automatically forces the CPU to restart at location 0066H.

RD. Read (output, active Low, 3-state). RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

RESET. Reset (input, active Low). RESET initializes the CPU as follows: it resets the interrupt enable flip-flop, clears the PC and Registers I and R, and sets the interrupt status to Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go to the inactive state. Note that RESET must be active for a minimum of three full clock cycles before the reset operation is complete.

RFSH. Refresh (output, active Low). RFSH, together with MREQ, indicates that the lower seven bits of the system's address bus can be used as a refresh address to the system's dynamic memories.


WAIT. Wait (input, active Low). WAIT indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter a Wait state as long as this signal is active. Extended WAIT periods can prevent the CPU from refreshing dynamic memory properly.

WR. Write (output, active Low, 3-state). WR indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location.

03E 08255


T-49-17-07

PACKAGE PIN OUTS



DIP and LCC Pin Functions

40-Pin Dual-In-Line Package (DIP), Pin Assignments, Top View



44-Pin Leadless Chip Carrier (LCC), Pin Assignments, Top View


03E 08256 D

T-49-17-07

MIL-STD-883 MILITARY PROCESSED PRODUCT

- Mil-Std-883 establishes uniform methods and procedures for testing microelectronic devices to insure the electrical, mechanical, and environmental integrity and reliability that is required for military applications.
- Mii-Std-883 Class B is the industry standard product assurance level for military ground and aircraft application.
- The total reliability of a system depends upon tests that are designed to stress specific quality and reliability concerns that affect microelectronic products.
- The following tables detail the 100% screening and electrical tests, sample electrical tests, and Qualification/Quality Conformance testing required.

Zilog Military Product Flow



03E 08257

T-49-17-07

Table I MIL-STD-883 Class B Screening Requirements Method 5004

Test		Mil-Std-883 Method	Test Condition	Requiremen
Internal Visual		2010	Condition B	100%
Stabilization Ba	ke	1008	Condition C	100%
Temperature Cy	/cle	1010	Condition C	100%
Constant Accel	eration (Centrifuge)	2001	Condition E or D ^(Note 1) , Y ₁ Axis Only	100%
Initial Electrical	Tests		Zilog Military Electrical Specification Static/DC T _C = +25°C	100%
Burn-in		1015	Condition D ^(Note 2) , 160 hours, $T_A = +125$ °C	100%
Interim Electrica	al Tests		Zilog Military Electrical Specification Static/DC T _C = +25°C	100%
PDA Calculation	n		PDA = 5%	100%
Final Electrical	Tests	-	Zilog Military Electrical Specification Static/DC T _C = +125°C, -55°C Functional, Switching/AC T _C = +25°C	100%
Fine Leak		1014	Condition A ₂	100%
Gross Leak		1014	Condition C	100%
Quality Conform	nance Inspection (QCI)			
Group A	Each Inspection Lot	5005	(See Table II)	Sample
Group B	Every Week	5005	(See Table III)	Sample
Group C	Periodically (Note 3)	5005	(See Table IV)	Sample
Group D	Periodically (Note 3)	5005	(See Table V)	Sample
External Visual		2009		100%
QA-Ship				100%

^{1.} Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of ≥5 grams.

In process of fully implementing of Condition D Burn-in Circuits. Contact factory for copy of specific burn-in circuit available.
 Performed periodically as required by Mil-Std-883, paragraph 1.2.1 b(17).

03E 08258

T-49-17-07

Table II Group A Sample Electrical Tests MIL-STD-883 Method 5005

Subgroup	Tests	Temperature (T _C)	LTPD Max Accept = 2
Subgroup 1	Static/DC	+25°C	2
Subgroup 2	Static/DC	+ 125°C	3
Subgroup 3	Static/DC	-55°C	5
Subgroup 7	Functional .	+25°C	2
Subgroup 8	Functional	-55°C and +125°C	5
Subgroup 9	Switching/AC	+25°C	2
Subgroup 10	Switching/AC	'+125°C	3
Subgroup 11	Switching/AC	−55°C	5

<sup>The specific parameters to be included for tests in each subgroup shall be as specified in the applicable detail electrical specification. Where no parameters have been identified in a particular subgroup or test within a subgroup, no Group A testing is required for that subgroup or test.
A single sample may be used for all subgroup testing. Where required size exceeds the lot size, 100% inspection shall be allowed.
Group A testing by subgroup or within subgroups may be performed in any sequence unless otherwise specified.</sup>

03E 08259

T-49-17-07

Table III Group B Sample Test Performed Every Week to Test Construction and Insure Integrity of Assembly Process. MIL-STD-883 Method 5005

Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accept
Subgroup 1 Physical Dimensions	2016		2/0
Subgroup 2 Resistance to Solvents	2015		4/0
Subgroup 3 Solderability	2003 '	Solder Temperature +245°C ± 5°C	15 ^(Note 1)
Subgroup 4 Internal Visual and Mechanical	2014		1/0
Subgroup 5 Bond Strength	2011	С	15(Note 2)
Subgroup 6(Note 3) Internal Water Vapor Content	1018	1000 ppm. maximum at +100°C	3/0 or 5/1
Subgroup 7 ^(Note 4) Seal 7a) Fine Leak 7b) Gross Leak	1014	7a) A ₂ 7b) C	5
Subgroup 8(Note 5) Electrostatic Discharge Sensitivity	3015	Zilog Military Electrical Specification Static/DC T _C = +25°C A = 20-2000V B = >2000V Zilog Military Electrical Specification Static/DC T _C = +25°C	15/0

NOTES:

- NOIES:

 1. Number of leads inspected selected from a minimum of 3 devices.
 2. Number of bond pulls selected from a minimum of 4 devices.
 3. Test applicable only if the package contains a dessicant.
 4. Test not required if either 100% or sample seal test is performed between final electrical tests and external visual during Class B screening.
 5. Test required for initial qualification and product redesign.

03E 08260 D

T-49-17-07

Table IV Group C
Sample Test Performed Periodically to Verify Integrity of the Die.
MIL-STD-883 Method 5005

Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accept
Subgroup 1 Steady State Operating Life	1005	Condition D ^(Note 1) , 1000 hours at +125°C	5
End Point Electrical Tests		Zilog Military Electrical Specification T _C = +25°C, +125°C, -55°C	
Subgroup 2 Temperature Cycle	1010	Condition C	
Constant Acceleration (Centrifuge)	2001	Condition E or D ^(Note 2) , Y ₁ Axis Only	
Seal 2a) Fine Leak 2b) Gross Leak	.1014	. 2a) Condition A ₂ 2b) Condition C	15
Visual Examination	1010 or 1011		
End Point Electrical Tests	·	Zilog Military Electrical Specification T _C = +25°C, +125°C, -55°C	

NOTE:

In process of fully implementing Condition D Burn-In Circuits. Contact factory for copy of specific burn-in circuit available.
 Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of ≥5 grams.

03E 08261

T-49-17-07

Table V Group D

Sample Test Performed Periodically to Insure Integrity of the Package.

MIL-STD-883 Method 5005


	MIL-01 D-000	3 Method 2002	
Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accep
Subgroup 1 Physical Dimensions	2016	1	15
Subgroup 2 Lead Integrity	2004	Condition B ₂ or D ^(Note 1)	15
Subgroup 3 Thermal Shock	1011	Condition B minimum, 15 cycles minimum	
Temperature Cycling	1010	Condition C, 100 cycles minimum	15
Moisture Resistance	1004		
Seal	1014		
3a) Fine Leak 3b) Gross Leak		3a) Condition A ₂ 3b) Condition C	
Visual Examination	1004 or 1010		
End Point Electrical Tests		Zilog Military Electrical Specification T _C = +25°C, +125°C, -55°C	
Subgroup 4 Mechanical Shock	2002	Condition B minimum	
Vibration Variable Frequency	2007	Condition A minimum	
Constant Acceleration (Centrifuge)	2001	Condition E or D(Note 2), Y ₁ Axis Only	15
Seal	1014		
4a) Fine Leak 4b) Gross Leak		4a) Condition A ₂ 4b) Condition C	
Visual Examination	1010 or 1011		
End Point Electrical Tests		Zilog Military Electrical Specification T _C = +25°C, +125°C, -55°C	
Subgroup 5 Salt Atmosphere	1009	Condition A minimum	
Seal 5a) Fine Leak 5b) Gross Leak	1014	5a) Condition A ₂ 5b) Condition C	15
Visual Examination	1009		
Subgroup 6 Internal Water Vapor Content	1018	5,000 ppm. maximum water content at +100°C	3/0 or 5/1
Subgroup 7(Note 3) Adhesion of Lead Finish	2025		15(Note 4)
Subgroup 8 ^(Note 5) Lid Torque	2024		5/0


- Lead Integrity Condition D for leadless chip carriers.
 Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of >5 grams.
- Not applicable to leadless chip carriers.
 LTPD based on number of leads.
 Not applicable for solder seal packages.

03E 08262


T-49-17-07

PACKAGE INFORMATION






40-Pin Ceramic Dual In-line Package (DIP)



03E 08263

T-49-17-07

ZILOG ORDERING INFORMATION



^{*}See MIL-M-38510 Stash Sheet 480 for flow and electrical specifications for Z8400CMJ and Z8400ACMJ only.

AVAILABLE MILITARY PRODUCTS

Z80 CPU, 2.5 MHz

40-pin DIP Z8400 CM **Z8400 CMBC**

Z8400 CMJ

44-pin LCC Z8400 LM

Z8400 LMBC

Z80A CPU, 4.0 MHz

40-pin DIP Z8400A CM Z8400A CMBC **Z8400A CMJ**

44-pin LCC Z8400A LM Z8400A LMBC