



, INC.

## PEEL™ 173-12/PEEL™ 173-15 CMOS Programmable Electrically Erasable Logic Device

### Features


- ADVANCED CMOS EEPROM TECHNOLOGY
- LOW POWER CONSUMPTION
  - 60mA + 0.5mA/MHz max
- HIGH PERFORMANCE
  - tPD = 12ns max, tOE = 12ns max
- EE REPROGRAMMABILITY
  - Superior programming and functional yield
  - Low cost windowless package
  - Erases and programs in seconds
- DEVELOPMENT SUPPORT
  - Third-party software and programmers
  - ICT PEEL Development System and software.
- PLA ARCHITECTURE
  - 12 inputs and 10 I/Os
  - Programmable AND/OR arrays
  - 42 product terms:
  - 32 logic terms, 10 control terms
  - 10 sum terms
- DROP-IN REPLACEMENT FOR PLS173
  - Pin compatible
  - JEDEC file compatible
- APPLICATION VERSATILITY
  - Replace random SSI/MSI logic
  - Create customized comparators, multiplexers, encoders, converters, etc.

### General Description

The ICT PEEL173-12 and PEEL173-15 are CMOS Programmable Electrically Erasable Logic devices that provide a high-performance, low-power, reprogrammable, and architecturally enhanced alternative to conventional FPLAs. Designed in advanced CMOS EEPROM technology, the PEEL173 rivals speed parameters of comparable bipolar PLDs while providing a dramatic improvement in active power consumption. The EE-reprogrammability of the PEEL173 reduces development and field retrofit costs and enhances testability to ensure 100% field programmability and function.

PEEL technology allows for low cost "windowless" packaging in a ceramic or plastic 24-pin, 300-mil DIP. The PEEL173 provides both a programmable AND array and a programmable OR array to offer drop-in compatibility with the bipolar PLS173. Applications for the PEEL173 cover a wide range of combinatorial functions, such as: replacement of random SSI/MSI logic circuitry, priority encoders, comparators, parity generators, code converters, address decoders, and multiplexers. Development and programming support for the PEEL173 is provided by ICT and third-party manufacturers.


#### Pin Configuration



#### Pin Names

I = Dedicated Input  
I/O = Bidirectional I/O  
GND = Ground  
Vcc = Power Supply (5V)

#### Block Diagram





, INC.

PEEL™ 173-12/15

## Absolute Maximum Ratings

Exposure to absolute maximum ratings over extended periods of time may affect device reliability. Exceeding absolute maximum ratings may cause permanent damage

Symbol	Parameter	Conditions	Rating	Unit
V <sub>CC</sub>	Supply Voltage	Relative to GND	- 0.6 to +7.0	V
V <sub>IO</sub>	Voltage Applied to Any Pin <sup>6</sup>	Relative to GND <sup>1</sup>	- 0.6 to V <sub>CC</sub> + 0.6	V
T <sub>A</sub>	Ambient Temp, Power Applied		- 10 to + 85	°C
T <sub>ST</sub>	Storage Temperature		- 65 to + 150	°C
T <sub>LT</sub>	Lead Temperature	Soldering 10 seconds	+ 300	°C

## Operating Ranges

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage	Commercial	4.75	5.25	V
T <sub>A</sub>	Ambient Temperature	Commercial	0	70	°C

## D.C. Electrical Characteristics

Over the operating range

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>IH</sub>	Input HIGH Level		2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Level		- 0.3	0.8	V
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = - 4mA	2.4		V
V <sub>OHC</sub>	Output HIGH Voltage CMOS	V <sub>CC</sub> = Min, I <sub>OH</sub> = - 10µA	V <sub>CC</sub> - 0.1		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16mA		0.5	V
V <sub>OCL</sub>	Output LOW Voltage CMOS	V <sub>CC</sub> = Min, I <sub>OL</sub> = 10µA		0.1	V
I <sub>L</sub>	Input Leakage Current	V <sub>CC</sub> = Max, GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>		10	µA
I <sub>OS</sub>	Output Short Circuit Current <sup>2</sup>	V <sub>CC</sub> = 5V, V <sub>O</sub> =GND, Temp = 25°C	- 30	- 100	mA
I <sub>OZ</sub>	Output Leakage Current	I/O = High Impedance V <sub>CC</sub> = Max, GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub>		± 10	µA
I <sub>CCAC</sub>	Power Supply Current, Active, CMOS Interface	V <sub>IN</sub> = V <sub>CC</sub> or GND. All inputs, feedback, and I/Os switching <sup>3</sup>		50 + .5mA/MHz	mA
I <sub>CCAT</sub>	Power Supply Current, Active, TTL Interface	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> . All inputs, feedback, and I/Os switching <sup>3</sup>		60 + .5mA/MHz	mA

## Capacitance

These measurements are periodically sample tested.

Symbol	Parameter	Conditions	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C		6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>CC</sub> = 5.0V, f = 1kHz		12	pF


## A.C. Electrical Characteristics

Over the Operating Range<sup>4,7</sup>

Symbol	Parameter	PEEL173-12		PEEL173-15		Unit
		Min	Max	Min	Max	
t <sub>PD</sub>	Propagation Delay, Input to Output			12		15 ns
t <sub>OE</sub>	Input to Output Enable <sup>5</sup>			12		15 ns
t <sub>OD</sub>	Input to Output Disable <sup>5</sup>			12		15 ns

3

## Switching Waveforms



### Notes:

1. Minimum DC input is -0.5V, however, inputs may undershoot to -2.0V for periods less than 30ns.
2. Test one output at a time. Duration of short circuit should not exceed 1 second.
3. All I/O pins open (no load).
4. Test conditions assume: signal transitions of 5ns or less from the 10% and 90% points; timing reference levels of 1.5V (unless otherwise specified); and test loads shown.
5. t<sub>OE</sub> is measured from input transition to V<sub>REF</sub> ± 0.1V. t<sub>OD</sub> is measured from input transition to V<sub>OH</sub> - 0.1V or V<sub>OL</sub> + 0.1V.
6. V<sub>IO</sub> specified is not for program/verify operation. Contact ICT for information regarding PEEL173 program/verify specifications
7. PEEL Device test loads are specified at the end of this section.