

MOS INTEGRATED CIRCUIT

μ PD78212(A), 78213(A), 78214(A)

8-BIT SINGLE-CHIP MICROCOMPUTER

DESCRIPTION

The μ PD78212(A), 78213(A) and 78214(A) are 78K/II series products. The 78K/II series are 8-bit single-chip microcomputers which can access the memory space of 1M byte with an external expansion.

Functions are described in detail in the following User's Manual, which should be read when carrying out design work.

μ PD78214 Series User's Manual Hardware Volume : IEM-5119

78K/II Series User's Manual Instruction Volume : IEU-754

FEATURES

- Higher reliability than μ PD78212, 78213 and 78214
- High-speed instruction execution (at 12 MHz operation)
333 ns (μ PD78212(A), 78214(A))
500 ns (μ PD78213(A))
- On-chip high-performance interrupt controller
- On-chip A/D converter (8 bits $\times$ 8 channels)
- I/O pin
54 pins (μ PD78212(A), 78214(A))
36 pins (μ PD78213 (A))
- Real-time output port (8 $\times$ 1 or 4 $\times$ 2)
- Serial interface: 2 channels
- Timer/counter (16 $\times$ 1 and 8 $\times$ 3)

APPLICATION FIELD

Automobile electrical equipment, combustion control.

ORDERING INFORMATION

Ordering Code	Package	Internal ROM	Internal RAM
μ PD78212CW(A)-xxx	64-pin plastic shrink DIP (750 mil)	8K	384
μ PD78212GC(A)-xxx-AB8	64-pin plastic QFP ($\square$ 14mm)	8K	384
μ PD78213CW(A)	64-pin plastic shrink DIP (750 mil)	None	512
μ PD78213GQ(A)-36	64-pin plastic QUIP	None	512
μ PD78214CW(A)-xxx	64-pin plastic shrink DIP (750 mil)	16K	512
μ PD78214GC(A)-xxx-AB8	64-pin plastic QFP ($\square$ 14 mm)	16K	512
μ PD78214GJ(A)-xxx-5BJ	74-pin plastic QFP ($\square$ 20 mm)	16K	512
μ PD78214GQ(A)-xxx-36	64-pin plastic QUIP	16K	512
μ PD78214L(A)-xxx	68-pin plastic QFJ ($\square$ 950 mil)	16K	512

Remarks "xxx" means a ROM code number.

QUALITY GRADE

Special

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The information in this document is subject to change without notice.


FUNCTION LIST

Product Name		μPD78213(A)	μPD78212(A)	μPD78214(A)
Item				
Basic instruction (Mnemonic)		65		
Minimum instruction execution time (at 12 MHz operation)		500 ns	333 ns	
On-chip memory capacity	ROM	ROM-less	8K bytes	16K bytes
	RAM	512 bytes	384 bytes	512 bytes
Memory space		Program memory: 64K bytes, data memory: 1M bytes		
I/O pins	Input	14		
	Output	12		
	I/O	10	28	
	Total	36	54	
Pins with additional function*	Pin with pull-up resistor	10	34	
	LED direct drive output	—	16	
	Transistor direct drive output	8		
ROM-less mode setting		ROM-less product	EA pin = High-level	
Real-time output port		4 bits × 2 or 8 bits × 1		
General register		8 bits × 8 × 4 banks (memory mapping)		
Timer/counter	16-bit timer/counter	{ Timer register × 1 Capture register × 1 Compare register × 2		Pulse output enable (Toggle output PWM/PPG output)
	8-bit timer/counter 1	{ Timer register × 1 Capture/compare register × 1 Compare register × 1		Pulse output enable (Real-time output: 4 bits × 2)
	8-bit timer/counter 2	{ Timer register × 1 Capture register × 1 Compare register × 2		Pulse output enable (Toggle output PWM/PPG output)
	8-bit timer/counter 3	{ Timer register × 1 Compare register × 1		—
Serial interface		UART : 1 channel (dedicated baud rate generator incorporated) CSI (3-wire serial I/O, SBI) : 1 channel		
A/D converter		8-bit resolution × 8 channels		
Interrupt		19 sources (external 7, internal 12) + BRK instruction Priority order of 2 levels (programmable) 2 types of servicing (vectored interrupt, macro service)		
Instruction set		16-bit operation Multiplication/division (8 bits × 8 bits, 16 bits + 8 bits) Bit manipulation BCD adjustment, others		
Package		64-pin plastic shrink DIP (750 mil) 64-pin plastic QUIP (other than μPD78212(A)) 68-pin plastic QFJ (□ 950 mil: μPD78214(A) only) 64-pin plastic QFP (□ 14 mm : other than μPD78213(A)) 74-pin plastic QFP (□ 20 mm : μPD78214(A) only)		


* Pins with additional function are included in the I/O pin.

PIN CONFIGURATION (TOP VIEW)


64-pin plastic shrink DIP, 64-pin plastic QUIP



64-pin plastic QFP




74-pin plastic QFP



6427525 0080763 093

68-pin plastic QFJ




6427525 0080764 T2T

P00 to P07 : Port 0
 P20 to P27 : Port 2
 P30 to P37 : Port 3
 P40 to P47 : Port 4
 P50 to P57 : Port 5
 P60 to P67 : Port 6
 P70 to P75 : Port 7
 T00 to T03 : Timer Output
 CI : Clock Input
 RxD : Receive Data
 TxD : Transmit Data
 SCK : Serial Clock
 ASCK : Asynchronous Serial Clock
 SB0 : Serial Bus
 SI : Serial Input
 SO : Serial Output
 NMI : Non-maskable Interrupt
 INTP0 to INTP5 : Interrupt From Peripherals
 AD0 to AD7 : Address/Data Bus
 A8 to A19 : Address Bus

RD : Read Strobe
 WR : Write Strobe
 WAIT : Wait
 ASTB : Address Strobe
 REFRQ : Refresh Request
 RESET : Reset
 X1, X2 : Crystal
 EA : External Access
 AN0 to AN7 : Analog Input
 AVREF : Reference Voltage
 AVss : Analog Ground
 VDD : Power Supply
 Vss : Ground
 NC : Non-connection

INTERNAL BLOCK DIAGRAM



Note Internal ROM and RAM capacity varies depending on the product.

CONTENTS

1. DIFFERENCES BETWEEN μPD78212(A)/78213(A)/78214(A) and μPD78212/78213/78214	10	
2. PIN FUNCTIONS	11	
2.1 PORTS	11	
2.2 OTHER THAN PORTS	12	
2.3 INPUT/OUTPUT CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS	13	
3. INTERNAL BLOCK FUNCTION	15	
3.1 MEMORY SPACE	15	
3.2 PORT	18	
3.3 REAL-TIME OUTPUT PORT	19	
3.4 TIMER/COUNTER UNIT	20	
3.5 A/D CONVERTER	22	
3.6 SERIAL INTERFACE	24	
3.6.1 Asynchronous Serial Interface	25	
3.6.2 Clocked Serial Interface	26	
4. INTERNAL/EXTERNAL CONTROL FUNCTION	27	
4.1 INTERRUPT	27	
4.1.1 Interrupt Source	28	
4.1.2 Vectored Interrupt	30	
4.1.3 Macro Service	30	
4.1.4 Macro Service Application Example	31	
4.2 LOCAL BUS INTERFACE	33	
4.2.1 Memory Expansion	33	
4.2.2 Programmable Wait	33	
4.2.3 Pseudo-Static RAM Refresh Function	33	
4.3 STANDBY	34	
4.4 RESET	35	
5. INSTRUCTION SET	36	★
6. ELECTRICAL SPECIFICATIONS	40	
7. PACKAGE INFORMATION	56	
8. RECOMMENDED SOLDERING CONDITIONS	62	
APPENDIX A. DEVELOPMENT TOOLS	64	
APPENDIX B. RELATED DOCUMENTS	66	★

1. DIFFERENCES BETWEEN μPD78212(A)/78213(A)/78214(A) AND μPD78212/78213/78214

Item	Product Name	
	μPD78212(A), 78213(A), 78214(A)	μPD78212, 78213, 78214
Quality grade	Special	Standard
Recommended soldering conditions	Refer to each data sheet for details.	
Package	• 64-pin plastic shrink DIP • 64-pin plastic QFP*1 • 74-pin plastic QFP*2 • 64-pin plastic QUIP*3 • 68-pin plastic QFJ*2	

- * 1. Other than μPD78213(A).
 2. μPD78214(A) only.
 3. Other than μPD78212(A).

2. PIN FUNCTIONS

2.1 PORTS

Pin Name	I/O	Dual-Function Pin	Function
P00 to P07	Output	—	Port 0 (P0): Established as a real-time output port (4 bits $\times$ 2) Direct drive of transistors capability
P20	Input	NMI	Port 2 (P2): P20 cannot be used as a general port. (Non-maskable interrupt) However, the input level can be confirmed in the interrupt routine. The connection of the on-chip pull-up resistor can be specified as a 6-bit unit for P22 to P27 by software.
P21		INTP0	
P22		INTP1	
P23		INTP2/CI	
P24		INTP3	
P25		INTP4/ASCK	
P26		INTP5	
P27		SI	
P30	Input/output	RxD	Port 3 (P3): The input/output specifiable bit-wise. Input mode pins specifiable for on-chip pull-up resistor connection as a batch by software.
P31		TxD	
P32		SCK	
P33		SO/SB0	
P34 to P37		TO0 to TO3	
P40 to P47*	Input/output	AD0 to AD7	Port 4 (P4): The input/output specifiable as an 8-bit unit. The connection of the on-chip pull-up resistor specifiable as an 8-bit unit by software. LED direct drive capability.
P50 to P57*	Input/output	A8 to A15	Port 5 (P5): The input/output specifiable bit-wise. Input mode pins specifiable for on-chip pull-up resistor connection as a batch by software. LED direct drive capability.
P60 to P63	Output	A16 to A19	Port 6 (P6): P64 to P67 enables to specify the input/output bit-wise. The connection of the on-chip pull-up resistor can be specified as a batch for P64 to P67 used as input mode pins by a software.
P64*	Input/output	$\overline{\text{RD}}$	
P65*		$\overline{\text{WR}}$	
P66		$\overline{\text{WAIT/AN6}}$	
P67		$\overline{\text{REFRQ/AN7}}$	
P70 to P75	Input	AN0 to AN5	Port 7 (P7)

* Cannot be used as a port in case of μ PD78213(A).

2.2 OTHER THAN PORTS

Pin Name	I/O	Function	Dual-Function Pin
TO0 to TO3	Output	Timer output	P34 to P37
CI	Input	Count clock input to 8-bit timer/counter 2	P23/INTP2
RxD	Input	Serial data input (UART)	P30
TxD	Output	Serial data output (UART)	P31
ASCK	Input	Baud rate clock input (UART)	P25/INTP4
SB0	Input/output	Serial data input/output (SBI)	P33/SO
SI	Input	Serial data input (3-wire serial I/O)	P27
SO	Output	Serial data output (3-wire serial I/O)	P33/SB0
SCK	Input/output	Serial clock input/output (SBI, 3-wire serial I/O)	P32
NMI	Input	External interrupt request	P20
INTP0			P21
INTP1			P22
INTP2			P23/CI
INTP3			P24
INTP4			P25/ASCK
INTP5			P26
AD0 to AD7	Input/output	Time multiplexing address/data bus (external memory connection)	P40 to P47*
A8 to A15	Output	Upper address bus (external memory connection)	P50 to P57*
A16 to A19	Output	Upper address when extending address (external memory connection)	P60 to P63
RD	Output	Read strobe into external memory	P64*
WR	Output	Write strobe into external memory	P65*
WAIT	Input	Wait insertion	P66/AN6
ASTB	Output	Output address (A0 to A7) latch timing output (at external memory accessed)	—
REFRQ	Output	Refresh pulse output into external pseudo-static memory	P67/AN7
RESET	Input	Chip reset	—
X1	Input	Crystal connection for system clock oscillation (capability of clock input to X1)	—
X2	—		
EA	Input	ROM-less operating specification (external access of the same space as internal ROM). This is used by low level in the μPD78213(A).	—
AN0 to AN5	Input	Analog voltage input for A/D converter	P70 to P75
AN6, AN7			P66/WAIT, P67/REFRQ
AVREF	—	Reference voltage application for A/D converter	—
AVSS		GND for A/D converter	—
VDD		Positive power supply pin	
VSS		GND pin	
NC		Not connected internally	

* Cannot be used as a port in case of μPD78213(A).

2.3 INPUT/OUTPUT CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 2-1. For the input/output circuit configuration of each type, see Fig. 2-1.

Table 2-1 Input/Output Circuit Type of Each Pin and Recommended Connection of Unused Pins


Pin Name	Input/Output Circuit Type	I/O	Recommended Connection when not Used
P00 to P07	4	Output	Leave open.
P20/NMI	2	Input	Connected to V _{DD} or V _{SS} .
P21/INTP0			
P22/INTP1	2-A		Connected to V _{DD} .
P23/INTP2/CI			
P24/INTP3			
P25/INTP4/ASCK			
P26/INTP5			
P27/SI			
P30/RxD	5-A	Input/output	Input : Connected to V _{DD} or V _{SS} . Output : Leave open.
P31/TxD			
P32/SCK	8-A		
P33/SB0/SO	10-A		
P34/TO0 to P37/TO3	5-A		
P40/AD0 to P47/AD7			
P50/A8 to P57/A15			
P60/A16 to P63/A19	4	Output	Leave open.
P64/RD	5-A	Input/output	Input : Connected to V _{DD} .
P65/WR			Output : Leave open.
P66/WAIT/AN6	11		Input : Connected to V _{DD} .*
P67/REFRQ/AN7			Output : Leave open.
P70/AN0 to P75/AN5	9	Input	Connected to V _{SS} .
ASTB	4	Output	Leave open.
RESET	2	Input	—
EA	1		
AV _{REF}	—		Connected to V _{SS} .
AV _{SS}			

* See 3.5 "A/D CONVERTER".

Note If input or output mode is undefined on an input/output dual-function pin, connect to V_{DD} via a resistor of several tens of k Ω . (Especially, if the reset input pin exceeds the low level input voltage at power-on or in case of change the input/output by software.) ★

Remarks The type numbers are standardized by 78K series, therefore they are not always consecutive numbers in each product. (Some circuit is not incorporated.)

Fig. 2-1 Pin Input/Output Circuits



6427525 0080772 0T6

3. INTERNAL BLOCK FUNCTION

3.1 MEMORY SPACE

A 1M-byte memory space can be accessed. Figs. 3-1 and 3-2 show that memory space. The program memory mapping depends on the $\overline{EA}$ pin status.

(1) In case of μ PD78212(A)

The program memory has been mapped into the internal ROM (8K bytes: 00000H to 01FFFFH) and the external memory (56704 bytes: 02000H to 0FD7FH). The external memory is accessed by the external memory extended mode. The external memory mapped area is shareable with the data memory.

The data memory has been mapped into the internal RAM (384 bytes: 0FD80H to 0FEFFH). In the 1M-byte extended mode, the external memory (960K bytes: 10000H to FFFFFH) is mapped as the expansion data memory.

(2) In case of μ PD78213(A)

The program memory is mapped into the external memory (64768 bytes: 00000H to 0FCFFH). This area is shareable with a data memory.

The data memory has been mapped into the internal RAM (512 bytes: 0FD00H to 0FEFFH). In the 1M-byte extended mode, the external memory (960K bytes: 10000H to FFFFFH) is mapped as an extended data memory.

(3) In case of μ PD78214(A)

The program memory has been mapped into the internal ROM (16K bytes: 00000H to 03FFFFH) and the external memory (48384 bytes: 04000H to 0FCFFH). The external memory is accessed by the external memory extended mode. The mapping area into the external memory is shareable with the data memory.

The data memory has been mapped into the internal RAM (512 bytes: 0FD00H to 0FEFFH). In the 1M-byte extended mode, the external memory (960K bytes: 10000H to FFFFFH) is mapped as the expansion data memory.

Fig. 3-1 Memory Map of μPD78212(A)





Fig. 3-2 Memory Map of μPD78213(A) and 78214(A)




Shaded area denotes internal memory.

- * 1. Accessed by 1M-byte extended mode.
- * 2. Accessed by external memory extended mode.
- * 3. μPD78213(A) only when $\overline{EA} = L$

3.2 PORT

The ports as Fig. 3-3 are equipped and operable for various controls. The functions of each port are described in Table 3-1. Use of an internal pull-up register can be specified by software for port 2 to port 6 when used for input.

Fig. 3-3 Port Configuration



* P40 to P47, P50 to P57, P64 and P65 cannot be used as a port in case of μPD78213(A).

Table 3-1 Port Function

Name	Pin Name	Function	Specification of Software Pull-Up
Port 0	P00 to P07	Output or high-impedance specifiable as an 8-bit unit. Can be operated as 4-bit real-time output (P00 to P03, P04 to P07). Transistor direct drive capability.	—
Port 2	P20 to P27	Input port	6-bit batch (P22 to P27)
Port 3	P30 to P37	Input or output specifiable bit-wise.	Input mode pins specifiable as a batch
Port 4*	P40 to P47	Input or output specifiable as an 8-bit unit. LED direct drive capability.	8-bit batch
Port 5*	P50 to P57	Input or output specifiable bit-wise. LED direct drive capability.	Input mode pins specifiable as a batch
Port 6*	P60 to P63	Output port	—
	P64 to P67	Input or output specifiable bit-wise.	Input mode pins specifiable as a batch
Port 7	P70 to P75	Input port	—

- * P40 to P47, P50 to P57, P64 and P65 cannot be used as a port in case of μPD78213(A).


3.3 REAL-TIME OUTPUT PORT

The real-time output port outputs the data stored in the buffer in synchronization with a timer match interrupt or external interrupt. Therefore, a pulse output without jitter can be acquired.

Accordingly, this is suitable for the application (open loop control of a stepping motor etc.) which outputs any pattern at any interval.

As Fig. 3-4, the port 0 and buffer register are the core of the configuration.

Fig. 3-4 Real-Time Output Port Block Diagram



■ 6427525 0080777 688 ■

3.4 TIMER/COUNTER UNIT

One channel of a 16-bit timer/counter unit and 3 channels of an 8-bit timer/counter unit are incorporated.


Table 3-2 Types and Functions for Timer/Counter

Unit		16-Bit Timer/ Counter	8-Bit Timer/ Counter 1	8-Bit Timer/ Counter 2	8-Bit Timer/ Counter 3
Type & Function					
Type	Interval timer	2ch	2ch	2ch	1ch
	External event counter	—	—	○	—
	One shot timer	—	—	○	—
Function	Timer output	2ch	—	2ch	—
	Toggle output	○	—	○	—
	PWM/PPG output	○	—	○	—
	Real-time output	—	○	—	—
	Pulse amplitude measurement	○	○	○	—
	Number of interrupt requests	2	2	2	1
	Clock source of serial interface	—	—	—	○


As 7 interrupt requests are supported in total, this functions as the timer of the 7 channels.

Fig. 3-5 Timer/Counter Unit Block Diagram


16-bit timer/counter unit




8-bit timer/counter unit 1



8-bit timer/counter unit 2



8-bit timer/counter unit 3



OVF : Overflow Flag

■ 6427525 0080779 450 ■

3.5 A/D CONVERTER

An analog/digital (A/D) converter with 8 multiplexed analog inputs (AN0 to AN7) is incorporated.

The conversion is a successive approximation and the conversion result is stored in the 8-bit A/D conversion result register (ADCR). Therefore, the conversion can be executed at high speed and accuracy (converting time 30 μs approximately: at 12 MHz operation).

This prepares the following modes to start the A/D converting operation.

- **Hardware start:** Starts the conversion with a trigger input (INTP5).
- **Software start :** Starts the conversion by setting a bit of A/D converter mode register (ADM).

Also, the following modes are prepared for the operation after started.

- **Scan mode :** Selects analog inputs one after another and acquires the converted data from all pins.
- **Select mode:** Fixes analog inputs to one pin and acquires the continuous conversion value.


When stopping the above modes and the converting operation, all of them are specified by ADM.

However, interrupt request (INTAD) is generated when the converted result is transferred to the ADCR (except for the select mode for software start). Therefore, the conversion values can be continuously transferred to memory with macro service.

Table 3-3 INTAD Generation Mode

	Scan Mode	Select Mode
Hardware start	○	○
Software start	○	—

Fig. 3-6 A/D Converter Block Diagram




3.6 SERIAL INTERFACE

2 independent channels for serial interfaces are equipped.

- Asynchronous serial interface (UART)
- Clocked synchronous serial interface (CSI)
 - 3-wire serial I/O
 - Serial bus interface (SBI)

This enables both a communication with the external system and a local communication in the system simultaneously (see Fig. 3-7).

Fig. 3-7 Example of Serial Interface



3.6.1 Asynchronous Serial Interface

A UART (Universal Asynchronous Receiver Transmitter) has been incorporated as an asynchronous serial interface. This is the method to transmit the one-byte data following the start bit.


As the baud rate generator dedicated for UART is incorporated, communication is possible with a wide range of any baud rate.

Also, the baud rate can be defined by dividing the input clock for the ASCK pin.

Moreover, a baud rate can be generated with 8-bit timer/ counter 3.

If the baud rate generator dedicated for UART is used, the baud rate (31.25 kbps) of the MIDI standard can be acquired.

Fig. 3-8 Asynchronous Serial Interface Block Diagram




f_{CLK} : Internal system clock frequency (system clock frequency / 2)

3.6.2 Clocked Serial Interface

This is a method to communicate 1-byte data in synchronization with the serial clock which is activated by master device and starts to transmit.

Fig. 3-9 Clocked Serial Interface Block Diagram



(1) 3-wire serial I/O

This is a interface to communicate with a device which incorporates a conventional clocked serial interface.

Basically, the communication is made through 3 wires of serial clock ($\overline{\text{SCK}}$) and serial data (SI, SO). In case of connecting with multiple device, the handshake line is required.

(2) SBI

This can communicate with a multiple device through 2 wires of serial clock ($\overline{\text{SCK}}$) and serial bus (SB0) and this is a NEC standard serial interface.

The master device outputs "address" from the SB0 pin and selects the slave device as communication target. Then, "command" and "data" are transmitted and received between the master and slave devices.

4. INTERNAL/EXTERNAL CONTROL FUNCTION

4.1 INTERRUPT

The following two serving modes can be selected by a program for interrupt request serving as shown in Table 4-1.

Table 4-1 Interrupt Request Servicing

Servicing Mode	Servicing Subject	Servicing	PC, PSW Contents
Vectored interrupt	Software	Branches to service routine, and executes (any process contents)	With save and return
Macro service	Firmware	Data transfer etc. between memory and I/O (fixed process contents)	Hold

4.1.1 Interrupt Source

The interrupt source includes the 19 types and a BRK instruction execution as shown in Table 4-2.

The priority order of the interrupt servicing can be set to 2 levels (high and low priority levels). Therefore, it can separate the levels of the nest control at interrupt servicing and the interrupt request generated simultaneously (see Fig. 4-1, Fig. 4-2). However, nesting advances certainly in the macro service (not held).

The default priority is the priority level (fixed) to service the interrupt requests which is generated at the same level simultaneously (see Fig. 4-2).

Table 3-2 Interrupt Source

Type	Default Priority	Source		Internal/ External	Macro Service		
		Name	Trigger				
Software	—	BRK	Instruction execution	—	—		
Non-maskable		NMI	Pin input edge detection	External		○	
Maskable	0 (highest)	INTP0	Pin input edge detection (TM1 capture trigger)				
	1	INTP1	Pin input edge detection (TM2 capture trigger)				
	2	INTP2	Pin input edge detection (TM2 event counter input)				
	3	INTP3	Pin input edge detection (TM0 capture trigger)				
	4	INTC00	TM0 to CR00 match signal generation		Internal		
	5	INTC01	TM0 to CR01 match signal generation				
	6	INTC10	TM1 to CR10 match signal generation				
	7	INTC11	TM1 to CR11 match signal generation				
	8	INTC21	TM2 to CR21 match signal generation		External		
	9	INTP4	Pin input edge detection				
		INTC30	TM3 to CR30 match signal generation		Internal		
	10	INTP5	Pin input edge detection		External		Internal
		INTAD	A/D converter conversion termination (transfer to ADCR)				
	11	INTC20	TM2 to CR20 match signal generation				
	12	INTSER	ASI receive error generation				
	13	INTSR	ASI receive termination				
14	INTST	ASI transmit termination					
15 (lowest)	INTCSI	CSI transfer termination					

TM0 : 16-bit timer
 TM1 to TM3 : 8-bit timer
 ASI : Asynchronous serial interface
 CSI : Clocked serial interface

Fig. 4-1 Servicing Example for Another Interrupt Request Generation while an Interrupt Servicing





Fig. 4-2 Servicing Example for Simultaneously Generated Interrupt Request



4.1.2 Vectored Interrupt

The memory contents of the vector table address, which corresponds to the interrupt source, is branched into the processing routine as a destination address.

As the CPU executes the interrupt servicing, the following operations occur.

- When branching: Saves the CPU status (PC, PSW contents) to the stack.
- When restoring: Restores the CPU status (PC, PSW contents) from the stack.

The RETI instruction executes returning to the main routine from the service routine.

Table 4-3 Vector Table Address


Interrupt Source	Vector Table Address	Interrupt Source	Vector Table Address
BRK	003EH	INTC21	001CH
NMI	0002H	INTP4	000EH
INTP0	0006H	INTC30	
INTP1	0008H	INTP5	0010H
INTP2	000AH	INTAD	
INTP3	000CH	INTC20	0012H
INTC00	0014H	INTSER	0020H
INTC01	0016H	INTSR	0022H
INTC10	0018H	INTST	0024H
INTC11	001AH	INTCSI	0026H

4.1.3 Macro Service

This is a function to transfer the data between the memory special function registers (SFR) not through the CPU. The macro service controller accesses the memory and SFR, and transfers directly data without fetching it.


The high-speed data transfer can be performed because the CPU status is neither saved nor restored and data is not fetched.

Fig. 4-3 Macro Service




4.1.4 Macro Service Application Example

(1) Transmit operation of serial interface



Whenever the macro service request INTST is generated, the next send data is transferred to TXS from the memory. When the data n (last byte) is transferred to TXS (the send data storage buffer becomes empty), a vectored interrupt request INTST is generated.


(2) Receive operation of serial interface



Whenever the macro service request INTSR is generated, the receive data is transferred to the memory from RXB. When the data n (last byte) is transferred to the memory (the receive data storage buffer becomes empty), the vectored interrupt request INTSR is generated.

(3) Real-time output port

The INTC10 and INTC11 become output triggers of the real-time output port. In the macro service to them, the next output pattern and interval can be set simultaneously. Therefore, the INTC10 and INTC11 can control 2-system stepping motor independently. Also, it can be applied to control a PWM or DC motor, etc.



Whenever the macro service request INTC10 is generated, the pattern and timing are transferred to POL and CR10 respectively. When the contents of the TM1 match with the contents of the CR10, the next INTC10 is generated and the contents of the POL is sent to the output latch. If T_n (last byte) is sent to CR10, a vectored interrupt request INTC10 is generated.

The same operation is available for INTC11 (different point: CR10 → CR11, POL → P0H, P00 to P03 → P04 to P07).

4.2 LOCAL BUS INTERFACE

External connection of memory and an I/O (memory mapped I/O) are allowed and the 1M-byte memory space is supported (see Figs. 3-1 and 3-2).

4.2.1 Memory Extension

The following modes have been prepared as a memory extension function.

- External memory extension mode:
Extends the program memory and data memory to 48384 bytes (56704 bytes in case of μ PD78212(A)) externally. But this area can be used unconditionally under the ROM-less mode ($\overline{EA} = L$).
- 1M-byte extension mode:
Expands the data memory by 960K bytes and become a 1 M-byte memory space.

4.2.2 Programmable Wait

A wait can be independently inserted to the memory mapped on both a normal address (00000H to 0FFFFH) and an extended address (10000H to FFFFFH). Therefore, the efficiency of the entire system is not decreased even if a memory with a different access time is connected.

4.2.3 Pseudo-Static RAM Refresh Function

The refresh operations are as follows.

- Pulse refresh:
Outputs the refresh pulse to $\overline{REFRQ}$ pin in synchronization with a bus cycle.
- Power-down self refresh:
Outputs a low-level to the $\overline{REFRQ}$ pin in the standby mode and holds the contents of the pseudo-static RAM.

4.3 STANDBY


This is a function to reduce the power consumption of the chip. The following modes have been prepared.

- **HALT mode:** Stops the operation clock of the CPU. The average power consumption is reduced by its intermittent operation combined with normal operation.
- **STOP mode:** Stops the oscillator. This stops all operation in the chip and makes the minute power consumption status only with leakage current.

These modes are programmable.

Also, the macro service is started from the HALT mode.

Fig. 4-4 Standby Status Flow



- * 1. In case of a low priority level vectored interrupt request (interrupt disable status if low priority sequence under the HALT setting).
- * 2. In case of a high priority level vectored interrupt request, or in case of a interrupt enable status of a low priority sequence under the HALT setting.
- * 3. In case of a low priority level macro service (interrupt disable status of a low priority sequence under the HALT setting).
- * 4. In case of a high priority level macro service, or in case of a interrupt enable status of a low priority sequence under the HALT setting.

4.4 RESET

When a low level is input to the $\overline{\text{RESET}}$ pin, the internal hardware is initialized (reset state).

When the $\overline{\text{RESET}}$ input becomes from a low level to a high level, the following data is set in the program counter (PC).


- Lower 8 bits of PC: Contents of 0000H address
- Upper 8 bits of PC: Contents of 0001H address

The contents of the PC set the destination address and the program execution starts from the address. Therefore, it can start from any address by reset start.

The contents of each register should be set by a program as required.


A noise eliminator has been incorporated in the $\overline{\text{RESET}}$ input circuit to prevent any error due to noise. This noise eliminator circuit is a sampling circuit based on analog delay.

Fig. 4-5 Reset Acknowledge



Set the $\overline{\text{RESET}}$ signal active in the reset operation at power-on until oscillation stabilization time (approx. 40 ms) elapses.

Fig. 4-6 Reset Operation at Power-On



★ 5. INSTRUCTION SET

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, SHR, SHL, ROR4, ROL4, DBNZ

Table 5-1 Instructions Classified by 8-Bit Addressing Mode

2nd Operand 1st Operand	#byte	A	r r'	saddr saddr'	sfr	mem	&mem	laddr16 &laddr16	PSW	n	None*2
A	ADD*1		MOV XCH	MOV XCH ADD*1	MOV XCH ADD*1	MOV XCH ADD*1	MOV XCH ADD*1	MOV	MOV	MOV	
r	MOV		MOV XCH ADD*1							ROR RORC ROL ROLC SHR SHL	MULU DIVUW DEC INC
r1											DBNZ
saddr	MOV ADD*1	MOV		MOV XCH ADD*1							DEC INC DBNZ
sfr	MOV ADD*1	MOV									POP PUSH
mem & mem		MOV									
mem1 &mem1											ROR4 ROL4
laddr16 &laddr16		MOV									
PSW	MOV	MOV									POP PUSH
STBC	MOV										

- * 1. ADDC, SUB, SUBC, AND, OR, XOR and CMP are same as ADD.
2. There is no 2nd operand, or the 2nd operand is not an operand address.

(2) 16-bit instructions

MOVW, ADDW, SUBW, CMPW, INCW, DECW, SHRW, SHLW

Table 5-2 Instructions Classified by 16-Bit Addressing Mode

2nd Operand 1st Operand	#word	AX	r r'	saddrp	sfrp	mem1	&mem1	SP	n	None
AX	ADDW SUBW CMPW		ADDW SUBW CMPW	MOVW ADDW SUBW CMPW	MOVW ADDW SUBW CMPW	MOVW	MOVW	MOVW		
rp	MOVW		MOVW						SHLW SHRW	DECW INCW PUSH POP
saddrp	MOVW	MOVW								
sfrp	MOVW	MOVW								
mem1 &mem1		MOVW								
SP	MOVW	MOVW								DECW INCW

(3) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

Table 5-3 Instructions Classified by Bit Manipulation Instruction Addressing Mode

2nd Operand 1st Operand	CY	A.bit	/A.bit	X.bit	/X.bit	saddr. bit	/saddr. bit	sfr.bit	/sfr.bit	PSW.bit	/PSW bit	None*
CY		MOV1 AND1 OR1 XOR1	AND1 OR1	MOV1 AND1 OR1 XOR1	AND1 OR1	MOV1 AND1 OR1 XOR1	AND1 OR1	MOV1 AND1 OR1 XOR1	AND1 OR1	MOV1 AND1 OR1 XOR1	AND1 OR1	CLR1 NOT1 SET1
A.bit	MOV1											CLR1 NOT1 SET1 BF BT BTCLR
X.bit	MOV1											CLR1 NOT1 SET1 BF BT BTCLR
saddr.bit	MOV1											CLR1 NOT1 SET1 BF BT BTCLR
sfr.bit	MOV1											CLR1 NOT1 SET1 BF BT BTCLR
PSW.bit	MOV1											CLR1 NOT1 SET1 BF BT BTCLR

* There is no 2nd operand, or the 2nd operand is not an operand address.

(4) Call/branch instructions

CALL, CALLF, CALLT, BR, BC, BT, BF, BTCLR, DBNZ, BL, BNC, BNL, BZ, BE, BNZ, BNE

Table 5-4 Instructions Classified by Call/Branch Instruction Addressing Mode

Operands of Instruction Address	\$addr16	laddr16	rp	laddr11	[addr5]
Basic instructions	BR BC*	CALL BR	CALL BR	CALLF	CALLT
Compound Instructions	BT BF BTCLR DBNZ				

* BL, BNC, BNL, BZ, BF, BNZ and BNE are same as BC.

(5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, NOP, EI, DI, SEL

6. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (T_a = 25 °C)

PARAMETER	SYMBOL	TEST CONDITIONS	RATING	UNIT
Supply voltage	V _{DD}		-0.5 to +7.0	V
	AV _{REF}		-0.5 to V _{DD} +0.5	V
	AV _{SS}		-0.5 to +0.5	V
Input voltage	V _{I1}		-0.5 to V _{DD} +0.5	V
	V _{I2}	•	-0.5 to AV _{REF} +0.5	V
Output voltage	V _O		-0.5 to V _{DD} +0.5	V
Output current low	I _{OL}	1 pin	15	mA
		All output pins total	100	mA
Output current high	I _{OH}	1 pin	-10	mA
		All output pins total	-50	mA
Operating temperature	T _{opt}		-40 to +85	°C
Storage temperature	T _{stg}		-65 to +150	°C

- Pins which are used as input pins of the A/D converter and which are selected by ANI0 to ANI2 of the ADM register when the A/D converter is not operated in P70/AN0 to P75/AN5, P66/WAIT/AN6, P67/REFRQ/AN7 pins. However, V_{I1} absolute maximum ratings should also be satisfied.

★ **Note** Product quality may suffer if the absolute maximum rating is exceeded for even a single parameter or even momentarily. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded.

OPERATING CONDITIONS



CLOCK FREQUENCY	OPERATING TEMPERATURE (T _{OPT})	SUPPLY VOLTAGE (V _{DD})
4 MHz ≤ f _{xx} ≤ 12 MHz	-40 to +85 °C	+5 V ± 10 %

CAPACITANCE (T_a = 25 °C, V_{DD} = V_{SS} = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	C _I	f = 1 MHz unmeasured pins returned to 0 V.			20	pF
Output capacitance	C _O				20	pF
I/O capacitance	C _{IO}				20	pF

■ 6427525 0080798 302 ■

OSCILLATOR CHARACTERISTICS ($T_a = -40$ to $+85$ °C, $V_{DD} = +5$ V ± 10 %, $V_{SS} = 0$ V)

RESONATOR	RECOMMENDED CIRCUIT	PARAMETER	MIN.	MAX.	UNIT
Ceramic resonator or crystal resonator		Oscillator frequency (f_{xx})	4	12	MHz
External clock		X1 input frequency (f_x)	4	12	MHz
		X1 input rising/falling time (t_{xR} , t_{xF})	0	30	ns
		X1 input high/low level width (t_{wXH} , t_{wXL})	30	130	ns

Note When using the clock oscillator, wiring in the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance. ★

- Wiring should be as short as possible.
- Wiring should not cross other signal lines.
- Wiring should not be placed close to a varying high current.
- The potential of the oscillator capacitor ground should be the same as V_{SS} . Do not ground it to a ground pattern in which a high current flows.
- Do not fetch a signal from the oscillator.

DC CHARACTERISTICS (Ta = -40 to +85 °C, VDD = +5 V ±10 %, VSS = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input voltage low	V _{IL}		0		0.8	V
Input voltage low	V _{IH1}	Pins except for *1 and *2	2.2		V _{DD}	V
	V _{IH2}	Pin of *1	2.2		AV _{REF}	V
	V _{IH3}	Pin of *2	0.8V _{DD}		V _{DD}	V
Output voltage low	V _{OL1}	I _{OL} = 2.0 mA			0.45	V
	V _{OL2}	I _{OL} = 8.0 mA *3			1.0	V
Output voltage high	V _{OH1}	I _{OH} = -1.0 mA	V _{DD} -1.0			V
	V _{OH2}	I _{OH} = -100 μA	V _{DD} -0.5			V
	V _{OH3}	I _{OH} = -5.0 mA *4	2.0			V
X1 input current low	I _{IL}	0 V ≤ V _I ≤ V _{IL}			-100	μA
X1 input current high	I _{IH}	V _{IH3} ≤ V _I ≤ V _{DD}			100	μA
Input leakage current	I _{LI}	0 V ≤ V _I ≤ V _{DD}			±10	μA
Output leakage current	I _{LO}	0 V ≤ V _O ≤ V _{DD}			±10	μA
AV _{REF} current	AI _{REF}	Operating mode f _{xx} = 12 MHz		1.5	5.0	mA
V _{DD} supply current	I _{DD1}	Operating mode f _{xx} = 12 MHz		20	40	mA
	I _{DD2}	HALT mode f _{xx} = 12 MHz		7	20	mA
Data retention voltage	V _{DDDR}	STOP mode	2.5		5.5	V
Data retention current	I _{DDDR}	STOP mode V _{DDDR} = 2.5 V		2	20	μA
		STOP mode V _{DDDR} = 5 V ±10 %		5	50	μA
Pull-up resistor	R _L	V _I = 0 V	15	40	80	kΩ

- * 1. Pins which are used as input pins of the A/D converter and which are selected by bit ANI0 to ANI2 of the ADM register when the A/D converter is not operated in P70/AN0 to P75/AN5, P66/WAIT/AN6, P67/REFRQ/AN7 pins.
2. X1, X2, RESET, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2/CI, P24/INTP3, P25/INTP4/ASCK, P26/INTP5, P27/SI, P32/SCK, P33/SO/SB0, EA pins
3. P40/AD0 to P47/AD7, P50/A8 to P57/A15 pins
4. P00 to P07 pins

AC CHARACTERISTICS ($T_a = -40$ to $+85$ °C, $V_{DD} = +5$ V ± 10 %, $V_{SS} = 0$ V)

READ/WRITE OPERATION (1/2)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
X1 input clock cycle time	t_{CYX}		82	250	ns
Address setup time (to $ASTB\downarrow$)	t_{SAST}^*		52		ns
Address hold time (from $ASTB\downarrow$) *	t_{HSTA}		25		ns
Address hold time (from $\overline{RD}\uparrow$)	t_{HRA}		30		ns
Address hold time (from $\overline{WR}\uparrow$)	t_{HWA}		30		ns
$\overline{RD}\downarrow$ delay time from address	t_{DAR}^*		129		ns
Address float time (from $\overline{RD}\downarrow$)	t_{FAR}^*		11		ns
Data input time from address	t_{DAID}^*	No. of waits = 0		228	ns
Data input time from $ASTB\downarrow$	t_{DSTD}^*	No. of waits = 0		181	ns
Data input time from $\overline{RD}\downarrow$	t_{DRID}^*	No. of waits = 0		100	ns
$\overline{RD}\downarrow$ delay time from $ASTB\downarrow$	t_{DSTR}^*		52		ns
Data hold time (from $\overline{RD}\uparrow$)	t_{HRID}		0		ns
Address active time from $\overline{RD}\uparrow$	t_{DRA}^*		124		ns
$ASTB\uparrow$ delay time from $\overline{RD}\uparrow$	t_{DRST}^*		124		ns
$\overline{RD}$ low-level width	t_{WRL}^*	No. of waits = 0	124		ns
$ASTB$ high-level width	t_{WSTH}^*		52		ns
$\overline{WR}\downarrow$ delay time from address	t_{DAW}^*		129		ns
Data output time from $ASTB\downarrow$	t_{DSTD}^*			142	ns
Data output time from $\overline{WR}\downarrow$	t_{DWD}^*			60	ns
$\overline{WR}\downarrow$ delay time from $ASTB\downarrow$	t_{DSTW1}^*	With refreshing disabled	52		ns
	t_{DSTW2}^*	With refreshing enabled	129		ns
Data setup time (to $\overline{WR}\uparrow$)	t_{SODWR}^*	No. of waits = 0	146		ns
Data setup time (to $\overline{WR}\downarrow$)	t_{SODWF}^*	With refreshing enabled	22		ns
Data hold time (from $\overline{WR}\uparrow$) *	t_{HWD}^*		20		ns
$ASTB\uparrow$ delay time from $\overline{WR}\uparrow$	t_{DWST}^*		42		ns
$\overline{WR}$ low-level width	t_{WWL1}^*	With refreshing disabled No. of waits = 0	196		ns
	t_{WWL2}^*	With refreshing enabled No. of waits = 0	114		ns
$\overline{WAIT}\downarrow$ input time from address	t_{DAWT}^*			146	ns
$\overline{WAIT}\downarrow$ input time from $ASTB\downarrow$	t_{DSTWT}^*			84	ns

* The hold time includes the time to hold the V_{OH} and V_{OL} under the load conditions of $C_L = 100$ pF and $R_L = 2$ k Ω .

Remarks 1. The values in the above table are based on " $f_{xx} = 12$ MHz and $C_L = 100$ pF".
 2. For a parameter with an * in the SYMBOL column, refer to " t_{CYX} DEPENDENT BUS TIMING DEFINITION" as well.

READ/WRITE OPERATION (2/2)

PARAMETER		SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
$\overline{\text{WAIT}}$ hold time from $\text{ASTB}\downarrow$		t_{HSTWT}^*	No. of external waits = 1	174		ns
$\overline{\text{WAIT}}\uparrow$ delay time from $\text{ASTB}\downarrow$		t_{DSTWTH}^*	No. of external waits = 1		273	ns
$\overline{\text{WAIT}}\downarrow$ input time from $\text{RD}\downarrow$		t_{DRWTL}^*			22	ns
$\overline{\text{WAIT}}$ hold time from $\text{RD}\downarrow$		t_{HRTWT}^*	No. of external waits = 1	87		ns
$\overline{\text{WAIT}}\uparrow$ delay time from $\text{RD}\downarrow$		t_{DRWTH}^*	No. of external waits = 1		186	ns
Data input time from $\overline{\text{WAIT}}\uparrow$		t_{DWNID}^*			62	ns
$\text{WR}\uparrow$ delay time from $\overline{\text{WAIT}}\uparrow$		t_{DWTW}^*		154		ns
$\text{RD}\uparrow$ delay time from $\overline{\text{WAIT}}\uparrow$		t_{DWRTR}^*		72		ns
$\overline{\text{WAIT}}$ input time from $\text{WR}\downarrow$ (At refresh disabled)		t_{DWWTL}^*			22	ns
$\overline{\text{WAIT}}$ hold time from $\text{WR}\downarrow$	Refresh disabled	t_{HWWT1}^*	No. of external waits = 1	87		ns
	Refresh enabled	t_{HWWT2}^*	No. of external waits = 1	5		ns
$\overline{\text{WAIT}}\uparrow$ delay time from $\text{WR}\downarrow$	Refresh disabled	t_{DWWTH1}^*	No. of external waits = 1		186	ns
	Refresh enabled	t_{DWWTH2}^*	No. of external waits = 1		104	ns
$\text{REFRQ}\downarrow$ delay time from $\text{RD}\uparrow$		t_{DRRFQ}^*		154		ns
$\text{REFRQ}\downarrow$ delay time from $\text{WR}\uparrow$		t_{DWRFQ}^*		72		ns
REFRQ low-level width		t_{WRFQL}^*		120		ns
$\text{ASTB}\uparrow$ delay time from $\text{REFRQ}\uparrow$		t_{DRFQST}^*		280		ns

- Remarks**
1. The values in the above table are based on $f_{\text{CX}} = 12 \text{ MHz}$ and $C_L = 100 \text{ pF}$.
 2. For a parameter with an * in the SYMBOL column, refer to "t_{cx} DEPENDENT BUS TIMING DEFINITION" as well.

6427525 0080802 663

SERIAL OPERATION

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	MAX.	UNIT
Serial clock cycle time	t_{CVSK}	Input	External clock	1.0		μ s
		Output	Internal divided by 16	1.3		μ s
			Internal divided by 64	5.3		μ s
Serial clock low-level width	t_{WSKL}	Input	External clock	420		ns
		Output	Internal divided by 16	556		ns
			Internal divided by 64	2.5		μ s
Serial clock high-level width	t_{WSKH}	Input	External clock	420		ns
		Output	Internal divided by 16	556		ns
			Internal divided by 64	2.5		μ s
SI, SB0 setup time (to $\overline{SCK}\uparrow$)	t_{SSSK}			150		ns
SI, SB0 hold time (from $\overline{SCK}\uparrow$)	t_{HSSK}			400		ns
SO/SB0 output delay time (from $\overline{SCK}\downarrow$)	t_{DSBSK1}	CMOS push-pull output (3-wire serial I/O mode)		0	300	ns
	t_{DSBSK2}	Open-drain output (SBI mode), $R_L = 1\text{ k}\Omega$		0	800	ns
SB0 high hold time (from $\overline{SCK}\uparrow$)	t_{HSBSK}	SBI mode		4		t_{CVX}
SB0 low setup time (to $\overline{SCK}\downarrow$)	t_{SSBSK}			4		t_{CVX}
SB0 low-level width	t_{WSBL}			4		t_{CVX}
SB0 high-level width	t_{WSBH}			4		t_{CVX}

Remarks The values in the above table are based on " $f_{xx} = 12\text{ MHz}$ and $C_L = 100\text{ pF}$ ".

OTHER OPERATIONS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
NMI low-level width	t _{WNIL}		10		μs
NMI high-level width	t _{WNH}		10		μs
INTP0 to INTP5 low-level width	t _{WTL}		24		tcyx
INTP0 to INTP5 high-level width	t _{WTH}		24		tcyx
RESET low-level width	t _{WRL}		10		μs
RESET high-level width	t _{WRSH}		10		μs

EXTERNAL CLOCK TIMING

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
X1 input low-level width	t _{WXL}		30	130	ns
X1 input high-level width	t _{WXH}		30	130	ns
X1 input rise time	t _{XR}		0	30	ns
X1 input fall time	t _{XF}		0	30	ns
X1 input clock cycle time	t _{cyx}		82	250	ns

A/D CONVERTER CHARACTERISTICS (Ta = -40 to +85 °C, V_{DD} = +5 V ±10 %, V_{SS} = AV_{SS} = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Resolution			8			bit
Overall error *		4.0 V ≤ AV _{REF} ≤ V _{DD} Ta = -10 to +70°C			0.4	%
		3.4 V ≤ AV _{REF} ≤ V _{DD} Ta = -10 to +70°C			0.8	%
		4.0 V ≤ AV _{REF} ≤ V _{DD}			0.8	%
Quantization error					±1/2	LSB
Conversion time	t _{conv}	82 ns ≤ t _{cyx} < 125 ns (The FR bit of ADM is to be "0")	360			t _{cyx}
		125 ns ≤ t _{cyx} ≤ 250 ns (The FR bit of ADM is to be "1")	240			t _{cyx}
Sampling time	t _{samp}	82 ns ≤ t _{cyx} < 125 ns (The FR bit of ADM is to be "0")	72			t _{cyx}
		125 ns ≤ t _{cyx} ≤ 250 ns (The FR bit of ADM is to be "1")	48			t _{cyx}
Analog input voltage	V _{IAN}		-0.3		AV _{REF} +0.3	V
Analog input impedance	R _{AN}			1000		MΩ
Reference voltage	AV _{REF}		3.4		V _{DD}	V
AV _{REF} current	AI _{REF}	f _{xx} = 12 MHz		1.5	5.0	mA
		STOP mode		0.2	1.5	mA

* Quantization error is not included. Represented by the ratio to full-scale value.

6427525 0080804 436

t_{CYX} DEPENDENT BUS TIMING DEFINITION (1/2)

PARAMETER	SYMBOL	EXPRESSION	MIN./MAX.	12 MHz	UNIT
X1 input clock cycle time	t_{CYX}		MIN.	82	ns
Address setup time (to $\overline{ASTB}\downarrow$)	t_{SAST}	$t_{CYX} - 30$	MIN.	52	ns
$\overline{RD}\downarrow$ delay time from address	t_{DAR}	$2t_{CYX} - 35$	MIN.	129	ns
Address float time (from $\overline{RD}\downarrow$)	t_{FAR}	$t_{CYX}/2 - 30$	MIN.	11	ns
Data input time from address	t_{DAID}	$(4 + 2n) t_{CYX} - 100$	MAX.	228*	ns
Data input time from $\overline{ASTB}\downarrow$	t_{DSTID}	$(3 + 2n) t_{CYX} - 65$	MAX.	181*	ns
Data input time from $\overline{RD}\downarrow$	t_{DRID}	$(2 + 2n) t_{CYX} - 64$	MAX.	100*	ns
$\overline{RD}\downarrow$ delay time from $\overline{ASTB}\downarrow$	t_{DSTR}	$t_{CYX} - 30$	MIN.	52	ns
Address active time from $\overline{RD}\uparrow$	t_{DRA}	$2t_{CYX} - 40$	MIN.	124	ns
$\overline{ASTB}\uparrow$ delay time from $\overline{RD}\uparrow$	t_{DRST}	$2t_{CYX} - 40$	MIN.	124	ns
$\overline{RD}$ low-level width	t_{WRL}	$(2 + 2n) t_{CYX} - 40$	MIN.	124*	ns
$\overline{ASTB}$ high-level width	t_{WSTH}	$t_{CYX} - 30$	MIN.	52	ns
$\overline{WR}\downarrow$ delay time from address	t_{DAW}	$2t_{CYX} - 35$	MIN.	129	ns
Data output time from $\overline{ASTB}\downarrow$	t_{DSTOD}	$t_{CYX} + 60$	MAX.	142	ns
$\overline{WR}\downarrow$ delay time from $\overline{ASTB}\downarrow$	t_{DSTW1}	$t_{CYX} - 30$ (With refreshing disabled)	MIN.	52	ns
	t_{DSTW2}	$2t_{CYX} - 35$ (With refreshing enabled)	MIN.	129	ns
Data setup time (to $\overline{WR}\uparrow$)	t_{SODWR}	$(3 + 2n) t_{CYX} - 100$	MIN.	146*	ns
Data setup time (to $\overline{WR}\downarrow$)	t_{SODWF}	$t_{CYX} - 60$ (With refreshing enabled)	MIN.	22	ns
$\overline{ASTB}\uparrow$ delay time from $\overline{WR}\uparrow$	t_{DWST}	$t_{CYX} - 40$	MIN.	42	ns
$\overline{WR}$ low-level width	t_{WWL1}	$(3 + 2n) t_{CYX} - 50$ (With refreshing disabled)	MIN.	196*	ns
	t_{WWL2}	$(3 + 2n) t_{CYX} - 50$ (With refreshing enabled)	MIN.	114*	ns
$\overline{WAIT}\downarrow$ input time from address	t_{DAWT}	$3t_{CYX} - 100$	MAX.	146	ns
$\overline{WAIT}\downarrow$ input time from $\overline{ASTB}\downarrow$	t_{DSTWT}	$2t_{CYX} - 80$	MAX.	84	ns

Remarks "n" indicates the number of waits.

* When $n = 0$

t_{cyx} DEPENDENT BUS TIMING DEFINITION (2/2)

PARAMETER		SYMBOL	EXPRESSION	MIN./MAX.	12 MHz	UNIT
$\overline{\text{WAIT}}$ hold time from $\text{ASTB}\downarrow$		t_{HSTWT}	$2Xt_{\text{cyx}} + 10$	MIN.	174*	ns
$\text{WAIT}\uparrow$ delay time from $\text{ASTB}\downarrow$		t_{DSTWTH}	$2(1 + X)t_{\text{cyx}} - 55$	MAX.	273*	ns
$\overline{\text{WAIT}}\downarrow$ input time from $\overline{\text{RD}}\downarrow$		t_{DRWTL}	$t_{\text{cyx}} - 60$	MAX.	22	ns
$\overline{\text{WAIT}}$ hold time from $\overline{\text{RD}}\downarrow$		t_{HRWT}	$(2X - 1)t_{\text{cyx}} + 5$	MIN.	87*	ns
$\overline{\text{WAIT}}\uparrow$ delay time from $\overline{\text{RD}}\downarrow$		t_{DRWTH}	$(2X + 1)t_{\text{cyx}} - 60$	MAX.	186*	ns
Data input time from $\overline{\text{WAIT}}\uparrow$		t_{DWTID}	$t_{\text{cyx}} - 20$	MAX.	62	ns
$\text{WR}\uparrow$ delay time from $\overline{\text{WAIT}}\uparrow$		t_{DWTW}	$2t_{\text{cyx}} - 10$	MIN.	154	ns
$\overline{\text{RD}}\uparrow$ delay time from $\overline{\text{WAIT}}\uparrow$		t_{DWTR}	$t_{\text{cyx}} - 10$	MIN.	72	ns
$\overline{\text{WAIT}}$ input time from $\text{WR}\downarrow$ (At refresh disabled)		t_{DWWTL}	$t_{\text{cyx}} - 60$	MAX.	22	ns
$\overline{\text{WAIT}}$ hold time from $\text{WR}\downarrow$	Refresh disabled	t_{HWWT1}	$(2X - 1)t_{\text{cyx}} + 5$	MIN.	87*	ns
	Refresh enabled	t_{HWWT2}	$2(X - 1)t_{\text{cyx}} + 5$	MIN.	5*	ns
$\overline{\text{WAIT}}\uparrow$ delay time from $\text{WR}\downarrow$	Refresh disabled	t_{DWWTH1}	$(2X + 1)t_{\text{cyx}} - 60$	MAX.	186*	ns
	Refresh enabled	t_{DWWTH2}	$2Xt_{\text{cyx}} - 60$	MAX.	104*	ns
$\overline{\text{REFRQ}}\downarrow$ delay time from $\overline{\text{RD}}\uparrow$		t_{DRRFO}	$2t_{\text{cyx}} - 10$	MIN.	154	ns
$\overline{\text{REFRQ}}\downarrow$ delay time from $\text{WR}\uparrow$		t_{DWRFO}	$t_{\text{cyx}} - 10$	MIN.	72	ns
$\overline{\text{REFRQ}}$ low-level width		t_{WRFQL}	$2t_{\text{cyx}} - 44$	MIN.	120	ns
$\text{ASTB}\uparrow$ delay time from $\overline{\text{REFRQ}}\uparrow$		t_{DRFQST}	$4t_{\text{cyx}} - 48$	MIN.	280	ns

- Remarks**
1. X: The number of the external wait. (1, 2, ...)
 2. t_{cyx} ≒ 82 ns (f_{xx} = 12 MHz)
 3. "n" indicates the number of waits.

* When X = 1


DATA RETENTION CHARACTERISTICS ($T_a = -40$ to $+85$ °C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Data retention voltage	V_{DDDR}	STOP mode	2.5		5.5	V
Data retention current	I_{DDDR}	$V_{DDDR} = 2.5$ V		2	20	μ A
		$V_{DDDR} = 5$ V ± 10 %		5	50	μ A
V_{DD} rise time	t_{RVD}		200			μ s
V_{DD} fall time	t_{FVD}		200			μ s
V_{DD} hold time (from STOP mode setting)	t_{HVD}		0			ms
STOP release signal input time	t_{OREL}		0			ms
Oscillation stabilization wait time	t_{WAIT}	Crystal resonator	30			ms
		Ceramic resonator	5			ms
Low-level input voltage	V_{IL}	Specific pin*	0		$0.1 V_{DDDR}$	V
High-level input voltage	V_{IH}		$0.9 V_{DDDR}$		V_{DDDR}	V

- * $\overline{\text{RESET}}$, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2/CI, P24/INTP3, P25/INTP4/ASCK, P26/INTP5, P27/SI, P32/ $\overline{\text{SCK}}$, P33/SO/SB0, $\overline{\text{EA}}$ pins


★

AC Timing Test Point




Timing Waveform

Read operation




Write operation




External WAIT Signal Input Timing

Read operation




Write operation




Refresh Timing Waveform

Refresh after read




Refresh after write




Serial Operation

3-wire serial I/O mode




SBI Mode


Bus release signal transfer




Command signal transfer




Interrupt Input Timing




Reset Input Timing



External Clock Timing




Data Retention Characteristics



7. PACKAGE INFORMATION

64PIN PLASTIC SHRINK DIP (750 mil)




P64C-70-750A,C

NOTES

- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	58.68 MAX.	2.311 MAX.
B	1.78 MAX.	0.070 MAX.
C	1.778 (T.P.)	0.070 (T.P.)
D	0.50 ^{+0.10}	0.020 ^{+0.004} _{-0.005}
F	0.9 MIN.	0.035 MIN.
G	3.2 ^{+0.3}	0.126 ^{+0.012}
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	19.05 (T.P.)	0.750 (T.P.)
L	17.0	0.669
M	0.25 ^{+0.10} _{-0.05}	0.010 ^{+0.004} _{-0.003}
N	0.17	0.007

64 PIN PLASTIC QUIP




NOTE

Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.

P64GQ-100-36

ITEM	MILLIMETERS	INCHES
A	41.5 ± 0.8	1.634 ± 0.031
C	16.5	0.650
H	0.50 ± 0.10	0.020 ± 0.004
I	0.25	0.010
J	2.54 (T.P.)	0.100 (T.P.)
K	1.27 (T.P.)	0.050 (T.P.)
M	1.1 ± 0.1	0.043 ± 0.004
N	0.25 ± 0.08	0.010 ± 0.003
P	4.0 ± 0.3	0.157 ± 0.012
S	3.6 ± 0.1	0.142 ± 0.004
W	24.13 ± 1.05	0.950 ± 0.042
X	19.05 ± 1.05	0.750 ± 0.042

64 PIN PLASTIC QFP (□14)




NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

P64GC-80-AB8-3

ITEM	MILLIMETERS	INCHES
A	17.6±0.4	0.693±0.016
B	14.0±0.2	0.551 ^{+0.009} _{-0.008}
C	14.0±0.2	0.551 ^{+0.009} _{-0.008}
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
H	0.35±0.10	0.014 ^{+0.004} _{-0.005}
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	0.071±0.008
L	0.8±0.2	0.031 ^{+0.009} _{-0.008}
M	0.15 ^{+0.10} _{-0.05}	0.006 ^{+0.004} _{-0.003}
N	0.10	0.004
P	2.55	0.100
Q	0.1±0.1	0.004±0.004
S	2.85 MAX.	0.112 MAX.

74 PIN PLASTIC QFP (□20)




NOTE

Each lead centerline is located within 0.20 mm (0.008 inch) of its true position (T.P.) at maximum material condition.

S74GJ-100-5BJ-2

ITEM	MILLIMETERS	INCHES
A	23.2±0.4	0.913 ^{+0.017} _{-0.016}
B	20.0±0.2	0.787 ^{+0.009} _{-0.008}
C	20.0±0.2	0.787 ^{+0.009} _{-0.008}
D	23.2±0.4	0.913 ^{+0.017} _{-0.016}
F ₁	2.0	0.079
F ₂	1.0	0.039
G ₁	2.0	0.079
G ₂	1.0	0.039
H	0.40±0.10	0.016 ^{+0.004} _{-0.005}
I	0.20	0.008
J	1.0 (T.P.)	0.039 (T.P.)
K	1.6±0.2	0.063±0.008
L	0.8±0.2	0.031 ^{+0.009} _{-0.008}
M	0.15 ^{+0.10} _{-0.05}	0.006 ^{+0.004} _{-0.003}
N	0.12	0.005
P	3.7	0.146
Q	0.1±0.1	0.004±0.004
S	4.0 MAX.	0.158 MAX.

68 PIN PLASTIC QFJ (□950 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.



P68L-50A1-2

ITEM	MILLIMETERS	INCHES
A	25.2±0.2	0.992±0.008
B	24.20	0.953
C	24.20	0.953
D	25.2±0.2	0.992±0.008
E	1.94±0.15	0.076 ^{+0.007} _{-0.006}
F	0.6	0.024
G	4.4±0.2	0.173 ^{+0.009} _{-0.008}
H	2.8±0.2	0.110 ^{+0.009} _{-0.008}
I	0.9 MIN.	0.035 MIN.
J	3.4	0.134
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±1.0	0.016 ^{+0.004} _{-0.005}
N	0.12	0.005
P	23.12±0.20	0.910 ^{+0.009} _{-0.008}
Q	0.15	0.006
T	R 0.8	R 0.031
U	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}

For μPD78212GC(A)-xxx-AB8 and 78214GC(A)-xxx-AB8 only

64 PIN CERAMIC QFP (14 × 14) (FOR ES)

★



X64B-80A-1		
ITEM	MILLIMETERS	INCHES
A	22.0±0.4	0.866±0.016
B	14.0	0.551
C	14.0	0.551
D	22.0±0.4	0.866±0.016
F	1.0	0.039
G	1.0	0.039
H	0.32	0.013
J	0.8 (T.P.)	0.031 (T.P.)
K	4.0±0.15	0.157±0.006
M	0.25	0.01
Q	3.0 MAX.	0.119 MAX.
T	0.55	0.022
U	1.0	0.039
V	1.2	0.047

8. RECOMMENDED SOLDERING CONDITIONS

This product should be soldered and mounted under the conditions recommended in the table below.

For details of recommended soldering conditions, refer to the information document "Surface Mount Technology Manual" (IEI-1207).

For soldering methods and conditions other than those recommended below, contact our salesman.

Table 8-1 Surface Mounting Type Soldering Conditions

(1) μPD78212GC(A)-xxx-AB8, 78214GC(A)-xxx-AB8 : 64-pin plastic QFP (□ 14 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 230°C, Duration: 30 sec. max. (at 210°C or above) Number of times: Once Time limit: 2 days* (thereafter 16 hours prebaking required at 125°C)	IR30-162-1
VPS	Package peak temperature: 215°C, Duration: 40 sec. max. (at 200°C or above) Number of times: Once Time limit: 2 days* (thereafter 16 hours prebaking required at 125°C)	VP15-162-1
Wave Soldering	Solder bath temperature: 260°C max., Duration: 10 sec. max. Number of times: Once Time limit: 2 days* (thereafter 16 hours prebaking required at 125°C) Preheating temperature: 120°C max. (package surface temperature)	WS60-162-1
Pin part heating	Pin part temperature: 300°C max., Duration: 3 sec. max. (per device side)	—

(2) μPD78214GJ(A)-xxx-5BJ : 74-pin plastic QFP (□ 20 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 230°C, Duration: 30 sec. max. (at 210°C or above) Number of times: Once Time limit: 7 days* (thereafter 10 hours prebaking required at 125°C)	IR30-107-1
VPS	Package peak temperature: 215°C, Duration: 40 sec. max. (at 200°C or above) Number of times: Once Time limit: 7 days* (thereafter 10 hours prebaking required at 125°C)	VP15-107-1
Pin part heating	Pin part temperature: 300°C max., Duration: 3 sec. max. (per device side)	—

(3) μPD78214L(A)-xxx : 68-pin plastic QFJ (□ 950 mil)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
VPS	Package peak temperature: 215°C, Duration: 40 sec. max. (at 200°C or above) Number of times: Once Time limit: 2 days* (thereafter 16 hours prebaking required at 125°C)	VP15-162-1
Pin part heating	Pin part temperature: 300°C max., Duration: 3 sec. max. (per device side)	—

* For the storage period after dry-pack decapsulation, storage conditions are max. 25°C, 65% RH.

Note Use of more than one soldering method should be avoided (except in the case of pin part heating).

Table 8-2 Insert Type Soldering Conditions

μPD78212CW(A)-xxx, 78213CW(A), 78214CW(A)-xxx : 64-pin plastic shrink DIP

μPD78213GQ(A)-36, 78214GQ(A)-xxx-36 : 64-pin plastic QIP

Recommended Condition Symbol	Soldering Conditions
Wave soldering (lead part only)	Solder bath temperature: 260°C max., Duration: 10 sec. max.
Pin part heating	Pin part temperature: 260°C max., Duration: 10 sec. max.

Note Ensure that the application of wave soldering is limited to the lead part and no solder touches the main unit directly.

6427525 0080821 515

APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using μPD78212(A), μPD78213(A) and μPD78214(A).

Language Processing Software

RA78K/II*1,2,3	78K/II series common assembler package
CC78K/II*1,2,3	78K/II series common C compiler package
CC78K/II-L*1,2,3	78K/II series common C compiler library source file

PROM Programming Tools

PG-1500	PROM programmer
PA-78P214CW PA-78P214GC PA-78P214GJ PA-78P214GQ PA-78P214L	Programmer adapters connected to PG-1500
PG-1500 controller*1,2	Control program for PG-1500

Debugging Tools

IE-78240-R-A IE-78240-R*4 IE-78210-R*4	μPD78214 subseries common in-circuit emulators
IE-78200-R-BK	78K/II series common break board
IE-78210-R-EM*4 IE-78240-R-EM IE-78200-R-EM*4	Emulation boards for μPD78214 subseries evaluation
EP-78210CW*4 EP-78240CW-R EP-78210GC*4 EP-78240GC-R EP-78210GJ*4 EP-78240GJ-R EP-78210GQ*4 EP-78240GQ-R EP-78210L*4 EP-78240LP-R	μPD78214 subseries common emulation probes
EV-9200G-74 EV-9200GC-64	Sockets mounted onto user system board for 74-pin plastic QFP and 64-pin plastic QFP
SD78K/II*1, 2	Screen debugger for IE-78240-R-A
DF78210*1, 2	Device file for μPD78214 subseries

Real-Time OS

RX78K/II*1,2,3	78K/II series common real-time OS
----------------	-----------------------------------

Real-Time OS

FE9000*1, FE9200*2	Fuzzy knowledge data creation tool
FT9080*1, FT9085*2	Translator
FI78K/II*1,2	Fuzzy inference module
FD78K/II*1,2	Fuzzy inference debugger

- 1. PC-9800 series (MS-DOS™) based.
- 2. IBM PC/AT™ (PC DOS™) based.
- 3. HP9000 series 300™ (HP-UX™) based, SPARCstation™ (Sun OS™) based, EWS-4800 series™ (EWS-UX/V™) based.
- 4. No longer manufactured and not available for purchase.

Remarks For development tools manufactured by a third party, see the "78K/II Series Development Tools Selection Guide (EF-231)".

★ APPENDIX B. RELATED DOCUMENTS

Device Related Documents

Document Name		Document No. (Japanese)	Document No. (English)
μPD78214 Series User's Manual Hardware Volume		IEM-5119	IEU-1236
78K/II Series User's Manual Instruction Volume		IEU-754	IEU-1311
78K/II Series Application Note	Introductory Volume	IEA-607	IEA-1220
	Application Volume	IEA-700	IEA-1282
	Floating-Point Operation Program Volume	IEA-686	IEA-1273
78K/II Series Selection Guide		IF-304	IF-1160
78K/II Series Instruction Application Table		IEM-5101	—
78K/II Series Instruction Set		IEM-5102	—
μPD78214 Series Mode Register Application Table		IEM-5100	—

Development Tool Related Documents (User's Manuals)

Document Name		Document No. (Japanese)	Document No. (English)
RA78K Series Assembler Package	Operation Volume	EEU-809	EEU-1399
	Language Volume	EEU-815	EEU-1404
RA78K Series Structured Assembler Preprocessor		EEU-817	EEU-1402
CC78K Series C Compiler	Operation Volume	EEU-656	EEU-1280
	Language Volume	EEU-655	EEU-1284
CC78K Series Library Source File		EEU-777	—
PG-1500PROM Programmer		EEU-651	EEU-1335
PG-1500 Controller		EEU-704	EEU-1291
IE-78240-R-A In-Circuit Emulator		EEU-796	EEU-1395
IE-78240-R In-Circuit Emulator	Hardware Volume	EEU-705	EEU-1322
	Software Volume	EEU-706	EEU-1331
IE-78210-R	Hardware Volume	EEM-640	EEM-1027
	Software Volume	EEM-685	EEM-1024
IE-78210-R System Software	PC-9800 Series Based	EEM-677	EEU-1260
	IBM PC Series Based	EEM-753	EEM-1027
SD78K/II Screen Debugger MS-DOS Based	Primer	EEU-841	—
	Reference	EEU-813	—
SD78K/II Screen Debugger PC-DOS Based	Primer	—	—
	Reference	—	EEU-1447
78K/II Series Development Tools Selection Guide		EF-231	—

Note The contents of the above related documents are subject to change without notice. The latest documents should be used for design, etc.

Built-In Software Related Documents (User's Manuals)

Document Name		Document No. (Japanese)	Document No. (English)
RX78K/II Real-Time OS	Introductory Volume	EEU-910	—
	Installation Volume	EEU-884	—
	Debugger Volume	EEU-895	—
	Technical Volume	EEU-885	—
Fuzzy Knowledge Data Creation Tools		EEU-829	EEU-1438
78/O, 78K/II, 87AD Series Fuzzy Inference Development Support System	Translator	EEU-862	EEU-1444
78K/II Series Fuzzy Inference Development support System	Fuzzy Inference Module	EEU-860	EEU-1440
78K/II series Fuzzy Inference Debugger		EEU-917	EEU-1459

Other Related Documents

Document Name	Document No. (Japanese)	Document No. (English)
QTOP Microcomputer Brochure	IB-5040	—
Package Manual	IEI-635	IEI-1213
Surface Mount Technology Manual	IEI-616	IEI-1207
Quality Grades on Semiconductor Devices	IEI-620	IEI-1209
NEC Semiconductor Device Reliability & Quality Manual	IEM-5068	—
Electrostatic Discharge (ESD) Test	MEM-539	—
Semiconductor Devices Quality Control Guarantee Guide	MEI-603	MEI-1202
Microcomputer Related Products Guide Other Manufacturers Volume	MEI-604	—

Note The contents of the above related documents are subject to change without notice. The latest documents should be used for design, etc.