

# MOS INTEGRATED CIRCUIT

## $\mu$ PD42S16100L, 42S17100L

**16 M BIT DYNAMIC RAM  
(3.3V FAST PAGE MODE)**

## PRELIMINARY

### DESCRIPTION

The NEC  $\mu$ PD42S16100L and  $\mu$ PD42S17100L are 16 777 216 words by 1 bit dynamic CMOS RAM with optional fast page mode. CMOS sense amplifier, peripheral circuits and 1 transistor memory cell technique realize high speed access, cycle time and low power dissipation.

Refresh is accomplished by performing  $\overline{\text{RAS}}$  only refresh cycles, hidden refresh cycles,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh cycles or normal read or write cycles on the 4096 address combinations of A0 to A11 (for  $\mu$ PD42S16100L) or 2048 address combinations of A0 to A11 (for  $\mu$ PD42S17100L) during a 256 ms period.

The  $\mu$ PD42S16100L and  $\mu$ PD42S17100L are packaged in 28-pin 400 mil plastic SOJ, 26-pin 300 mil plastic SOJ, 24-pin 475 mil plastic ZIP, 28-pin 400 mil plastic TSOP, and 26-pin 300 mil plastic TSOP.

### FEATURES

- 16 777 216 words by 1 bit organization
- 4 performance ranges

DEVICE	ACCESS TIME (MAX.)	R/W CYCLE (MIN.)	PAGE MODE CYCLE (MIN.)	Low power dissipation	
				Active(MAX.)	Standby
$\mu$ PD42S16100L-A60	60 ns	110 ns	40 ns	288 mW	0.36 mW (MAX.) (CMOS level)
$\mu$ PD42S17100L-A60				360 mW	
$\mu$ PD42S16100L-A70	70 ns	130 ns	45 ns	252 mW	
$\mu$ PD42S17100L-A70				324 mW	
$\mu$ PD42S16100L-A80	80 ns	150 ns	50 ns	216 mW	
$\mu$ PD42S17100L-A80				288 mW	

- Single +3.3V $\pm$ 0.3V power supply
- On-chip substrate bias generator
- Multiplexed address inputs

DEVICE	Row Address	Column Address	Refresh cycle
$\mu$ PD42S16100L	A0 to A11	A0 to A11	4096 cycles/256 ms
$\mu$ PD42S17100L	A0 to A11	A0 to A11	2048 cycles/256 ms

- Non latched I/O, TTL-compatible
- Read-modify-write, Fast Page Mode capability
- $\overline{\text{RAS}}$  only refresh, hidden refresh and  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  internal address refresh
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh

ORDERING INFORMATION

PART NUMBER	ACCESS TIME (MAX.)	PACKAGE	QUALITY GRADE
μPD42S16100LLE-A60	60ns	28-pin Plastic SOJ (400 mil)	STANDARD
μPD42S17100LLE-A60			
μPD42S16100LLE-A70	70ns		
μPD42S17100LLE-A70			
μPD42S16100LLE-A80	80ns		
μPD42S17100LLE-A80			
μPD42S16100LV-A60	60ns	24-pin Plastic ZIP (475 mil)	
μPD42S17100LV-A60			
μPD42S16100LV-A70	70ns		
μPD42S17100LV-A70			
μPD42S16100LV-A80	80ns		
μPD42S17100LV-A80			
μPD42S16100LG5-A60-7JD	60ns	28-pin Plastic TSOP (400 mil)	
μPD42S17100LG5-A60-7JD			
μPD42S16100LG5-A70-7JD	70ns		
μPD42S17100LG5-A70-7JD			
μPD42S16100LG5-A80-7JD	80ns		
μPD42S17100LG5-A80-7JD			
μPD42S16100LG5-A60-7KD	60ns	28-pin Plastic TSOP (Reverse bent) (400 mil)	
μPD42S17100LG5-A60-7KD			
μPD42S16100LG5-A70-7KD	70ns		
μPD42S17100LG5-A70-7KD			
μPD42S16100LG5-A80-7KD	80ns		
μPD42S17100LG5-A80-7KD			
μPD42S16100LLA-A60	60ns	26-pin Plastic SOJ (300 mil)	
μPD42S17100LLA-A60			
μPD42S16100LLA-A70	70ns		
μPD42S17100LLA-A70			
μPD42S16100LLA-A80	80ns		
μPD42S17100LLA-A80			
μPD42S16100LG3-A60-7JD	60ns	26-pin Plastic TSOP (300 mil)	
μPD42S17100LG3-A60-7JD			
μPD42S16100LG3-A70-7JD	70ns		
μPD42S17100LG3-A70-7JD			
μPD42S16100LG3-A80-7JD	80ns		
μPD42S17100LG3-A80-7JD			
μPD42S16100LG3-A60-7KD	60ns	26-pin Plastic TSOP (Reverse bent) (300 mil)	
μPD42S17100LG3-A60-7KD			
μPD42S16100LG3-A70-7KD	70ns		
μPD42S17100LG3-A70-7KD			
μPD42S16100LG3-A80-7KD	80ns		
μPD42S17100LG3-A80-7KD			

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.


μPD42S16100L,42S17100L

PIN CONFIGURATION (Marking Side)


A0 to A11 : Address Inputs  
 D<sub>IN</sub> : Data Inputs  
 D<sub>OUT</sub> : Data Outputs  
 RAS : Row Address Strobe  
 CAS : Column Address Strobe

$\overline{WE}$  : Write Enable  
 V<sub>CC</sub> : Supply Voltage  
 GND : Ground  
 NC : No Connection


26-pin Plastic SOJ (300 mil)




28-pin Plastic SOJ (400 mil)




26-pin Plastic TSOP (300 mil)




Reverse bent



28-pin Plastic TSOP (400 mil)




Reverse bent



**μPD42S16100L,42S17100L**

24-pin Plastic ZIP (475 mil)



## ELECTRICAL SPECIFICATIONS

## ABSOLUTE MAXIMUM RATINGS\*

PARAMETER	SYMBOL	TEST CONDITION	RATING	UNIT
Voltage on Any Pin Relative to GND	$V_T$		-0.5 to +4.6	V
Short Circuit Output Current	$I_O$		20	mA
Power Dissipation	$P_D$		1	W
Operating Temperature	$T_{opt}$		0 to 70	$^{\circ}C$
Storage Temperature	$T_{stg}$		-55 to +125	$^{\circ}C$

\*COMMENT : Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS NOTES: 1,2

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	$V_{CC}$		3.0	3.3	3.6	V
High Level Input Voltage	$V_{IH}$		2.0		$V_{CC}+0.3$	V
Low Level Input Voltage	$V_{IL}$		-0.3		0.8	V
Ambient Temperature	$T_a$		0		70	$^{\circ}C$

CAPACITANCE ( $T_a=25^{\circ}C$ ,  $f=1$  MHz)

SOJ, TSOP

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input Capacitance	$C_{I1}$	A0 to A11, $D_{IN}$			5	pF
	$C_{I2}$	$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$			7	pF
Data Input/Output Capacitance	$C_D$	$D_{OUT}$			7	pF

ZIP

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input Capacitance	$C_{I1}$	A0 to A11, $D_{IN}$			7	pF
	$C_{I2}$	$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$			9	pF
Data Input/Output Capacitance	$C_D$	$D_{OUT}$			9	pF

**μPD42S16100L, 42S17100L**

**DC CHARACTERISTICS** (Recommended Operating Conditions unless Otherwise noted)

**【μPD42S16100L】**

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	NOTES
Operating Current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}(\text{MIN.})}, I_{\text{O}} = 0\text{mA}$	μPD42S16100L-A60		80	mA	3
			μPD42S16100L-A70		70		
			μPD42S16100L-A80		60		
Standby Current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}(\text{MIN.})}, I_{\text{O}} = 0\text{mA}$			0.5	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2\text{V}, I_{\text{O}} = 0\text{mA}$			0.1		
Refresh Current ( $\overline{\text{RAS}}$ Only Refresh)	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} \geq V_{\text{IH}(\text{MIN.})}$ $t_{\text{RC}} = t_{\text{RC}(\text{MIN.})}, I_{\text{O}} = 0\text{mA}$	μPD42S16100L-A60		80	mA	3
			μPD42S16100L-A70		70		
			μPD42S16100L-A80		60		
Operating Current (Fast Page Mode)	I <sub>CC4</sub>	$\overline{\text{CAS}}$ Cycling, $\overline{\text{RAS}} \leq V_{\text{IL}(\text{MAX.})}$ $t_{\text{PC}} = t_{\text{PC}(\text{MIN.})}, I_{\text{O}} = 0\text{mA}$	μPD42S16100L-A60		70	mA	3
			μPD42S16100L-A70		60		
			μPD42S16100L-A80		50		
Refresh Current ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling, $t_{\text{RC}} = t_{\text{RC}(\text{MIN.})}, I_{\text{O}} = 0\text{mA}$	μPD42S16100L-A60		80	mA	3
			μPD42S16100L-A70		70		
			μPD42S16100L-A80		60		
Battery back-up Current (Standby with $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	I <sub>CC6</sub>	Standby: $V_{\text{CC}} - 0.2\text{V} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh: 4096 Cycle/256 ms $\overline{\text{RAS}}, \overline{\text{CAS}}: 0\text{V} \leq V_{\text{IL}} \leq 0.2\text{V}$ $V_{\text{CC}} - 0.2\text{V} \leq V_{\text{IH}} \leq V_{\text{IH MAX.}}$ $\overline{\text{WE}}: V_{\text{IH}}$ Address: Don't care $D_{\text{OUT}}: \text{OPEN}$	$t_{\text{RAS}} \leq 300\text{ns}$		140	μA	
			$t_{\text{RAS}} \leq 1\mu\text{s}$		140		
Self Refresh Current ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	I <sub>CC7</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}: 0\text{V} \leq V_{\text{IL}} \leq 0.2\text{V}$ $V_{\text{CC}} - 0.2\text{V} \leq V_{\text{IH}} \leq V_{\text{IH MAX.}}, I_{\text{O}} = 0\text{mA}$			80	μA	
Input Leakage Current	I <sub>I(L)</sub>	$V_{\text{I}} = 0$ to 3.6V, all other pins = 0V	-5		5	μA	
Output Leakage Current	I <sub>O(L)</sub>	$D_{\text{OUT}}$ is disabled, $V_{\text{O}} = 0$ to 3.6V	-5		5	μA	
Output High Voltage	V <sub>OH</sub>	$I_{\text{O}} = -2\text{mA}$	2.4			V	
Output Low Voltage	V <sub>OL</sub>	$I_{\text{O}} = 2\text{mA}$			0.4	V	

μPD42S16100L,42S17100L

【μPD42S17100L】

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	NOTES
Operating Current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}}=t_{\text{RC}(\text{MIN.})}, I_{\text{O}}=0\text{mA}$	μPD42S17100L-A60		100	mA	3
			μPD42S17100L-A70		90		
			μPD42S17100L-A80		80		
Standby Current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}(\text{MIN.})}, I_{\text{O}}=0\text{mA}$			0.5	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}}-0.2\text{V}, I_{\text{O}}=0\text{mA}$			0.1		
Refresh Current ( $\overline{\text{RAS}}$ Only Refresh)	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} \geq V_{\text{IH}(\text{MIN.})}$ $t_{\text{RC}}=t_{\text{RC}(\text{MIN.})}, I_{\text{O}}=0\text{mA}$	μPD42S17100L-A60		100	mA	3
			μPD42S17100L-A70		90		
			μPD42S17100L-A80		80		
Operating Current (Fast Page Mode)	I <sub>CC4</sub>	$\overline{\text{CAS}}$ Cycling, $\overline{\text{RAS}} \leq V_{\text{IL}(\text{MAX.})}$ $t_{\text{PC}}=t_{\text{PC}(\text{MIN.})}, I_{\text{O}}=0\text{mA}$	μPD42S17100L-A60		70	mA	3
			μPD42S17100L-A70		60		
			μPD42S17100L-A80		50		
Refresh Current ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling, $t_{\text{RC}}=t_{\text{RC}(\text{MIN.})}, I_{\text{O}}=0\text{mA}$	μPD42S17100L-A60		100	mA	3
			μPD42S17100L-A70		90		
			μPD42S17100L-A80		80		
Battery back-up Current (Standby with $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	I <sub>CC6</sub>	Standby: $V_{\text{CC}}-0.2\text{V} \leq \overline{\text{RAS}},$ $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh: 4096 Cycle/256 ms $\overline{\text{RAS}}, \overline{\text{CAS}}: 0\text{V} \leq V_{\text{IL}} \leq 0.2\text{V}$ $V_{\text{CC}}-0.2\text{V} \leq V_{\text{IH}} \leq V_{\text{IH MAX.}}$ $\overline{\text{WE}}: V_{\text{IH}}$ Address: Don't care D <sub>OUT</sub> : OPEN	$t_{\text{RAS}} \leq 300\text{ns}$		120	μA	
			$t_{\text{RAS}} \leq 1\mu\text{s}$		120		
Self Refresh Current ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	I <sub>CC7</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}: 0\text{V} \leq V_{\text{IL}} \leq 0.2\text{V}$ $V_{\text{CC}}-0.2\text{V} \leq V_{\text{IH}} \leq V_{\text{IH MAX.}}, I_{\text{O}}=0\text{mA}$			80	μA	
Input Leakage Current	I <sub>I(L)</sub>	V <sub>I</sub> =0 to 3.6V, all other pins= 0V	-5		5	μA	
Output Leakage Current	I <sub>O(L)</sub>	D <sub>OUT</sub> is disabled, V <sub>O</sub> =0 to 3.6V	-5		5	μA	
Output High Voltage	V <sub>OH</sub>	I <sub>O</sub> =-2mA	2.4			V	
Output Low Voltage	V <sub>OL</sub>	I <sub>O</sub> =2mA			0.4	V	



μPD42S16100L,42S17100L

AC CHARACTERISTICS

(Recommended Operating Conditions unless Otherwise noted) NOTES:2,4,5

(1/2)

PARAMETER	SYMBOL	μ PD42S16100L-A60 μ PD42S17100L-A60		μ PD42S16100L-A70 μ PD42S17100L-A70		μ PD42S16100L-A80 μ PD42S17100L-A80		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Random Read or Write Cycle Time	t <sub>RC</sub>	110		130		150		ns	6
Read Write Cycle Time	t <sub>RWC</sub>	135		155		175		ns	6
Fast Page Mode Cycle Time(Read or Write)	t <sub>PC</sub>	40		45		50		ns	6
Read Modify Write Cycle Time(Fast Page Mode)	t <sub>PRWC</sub>	60		65		75		ns	6
Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		60		70		80	ns	7, 8
Access Time from $\overline{\text{CAS}}$ (Falling Edge)	t <sub>CAC</sub>		15		18		20	ns	7, 8
Access Time from Column Address	t <sub>AA</sub>		30		35		40	ns	7, 8
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>		35		40		45	ns	7
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	ns	8
$\overline{\text{CAS}}$ -Data Set-up Time	t <sub>CLZ</sub>	0		0		0		ns	7
Output Buffer Turn-off Delay ( $\overline{\text{CAS}}$ )	t <sub>OFF</sub>	0	13	0	15	0	15	ns	9
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40		50		60		ns	
$\overline{\text{RAS}}$ Pulse Width (Random Read,Write Cycle)	t <sub>RAS</sub>	60	10000	70	10000	80	10000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t <sub>RASP</sub>	60	125000	70	125000	80	125000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	15		18		20		ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	15	10000	18	10000	20	10000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	60		70		80		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCD</sub>	20	45	20	50	25	60	ns	8
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5		5		5		ns	10
$\overline{\text{CAS}}$ Precharge Time	t <sub>CPN</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t <sub>CP</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>RPC</sub>	5		5		5		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	35		40		45		ns	
Row Address Set-up Time	t <sub>ASR</sub>	0		0		0		ns	
Row Address Hold Time	t <sub>RAH</sub>	10		10		12		ns	
Column Address Set-up Time	t <sub>ASC</sub>	0		0		0		ns	
Column Address Hold Time	t <sub>CAH</sub>	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RAL</sub>	30		35		40		ns	
Read Command Set-up Time	t <sub>RCS</sub>	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		ns	11
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	11

$\mu$ PD42S16100L, 42S17100L

(2/2)

PARAMETER	SYMBOL	$\mu$ PD42S16100L-A60 $\mu$ PD42S17100L-A60		$\mu$ PD42S16100L-A70 $\mu$ PD42S17100L-A70		$\mu$ PD42S16100L-A80 $\mu$ PD42S17100L-A80		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>WCH</sub>	10		10		15		ns	12
Write Command Pulse Width	t <sub>WP</sub>	10		10		15		ns	12
Data-in Set-up Time	t <sub>DS</sub>	0		0		0		ns	13
Data-in Hold Time	t <sub>DH</sub>	10		15		15		ns	13
$\overline{\text{WE}}$ Command Set-up Time	t <sub>WCS</sub>	0		0		0		ns	14
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay	t <sub>CWD</sub>	15		18		20		ns	15
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay	t <sub>RWD</sub>	60		70		80		ns	15
Column Address to $\overline{\text{WE}}$ Delay Time	t <sub>AWD</sub>	30		35		40		ns	15
Write Command to $\overline{\text{RAS}}$ Lead Time	t <sub>RWL</sub>	20		20		20		ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t <sub>CWL</sub>	15		15		15		ns	
$\overline{\text{CAS}}$ Set-up Time for CBR Refresh	t <sub>CSR</sub>	5		5		5		ns	
$\overline{\text{CAS}}$ Hold Time for CBR Refresh	t <sub>CHR</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ Pulse Width (Self Refresh Cycle)	t <sub>RASS</sub>	100		100		100		$\mu$ s	
$\overline{\text{RAS}}$ Precharge Time (Self Refresh Cycle)	t <sub>RPS</sub>	110		130		150		ns	
$\overline{\text{CAS}}$ Hold Time (Self Refresh Cycle)	t <sub>CHS</sub>	-50		-50		-50		ns	
$\overline{\text{WE}}$ Set-up Time	t <sub>WSR</sub>	10		10		10		ns	
$\overline{\text{WE}}$ Hold Time	t <sub>WHR</sub>	15		15		15		ns	
Refresh Period	t <sub>REP</sub>		256		256		256	ms	16

μPD42S16100L, 42S17100L

NOTES:


1. All voltages referenced to GND.
2. An initial pause of  $100\mu s$  required after power-on followed by 8 refresh ( $\overline{RAS}$  only refresh or CAS before RAS refresh) cycles before proper device operation is achieved.
3.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC5}$  depend on output loading and cycle rates. Specified values are obtained with the output open. In addition to this,  $I_{CC3}$  is measured on condition that column addresses in RAS only cycle are held high or low level and  $I_{CC4}$  is measured on condition that column addresses in fast page mode are changed only one time during  $t_{PC(MIN.)}$ .
4. AC measurements assume  $t_T=5ns$
5.  $V_{IH(MIN.)}$  and  $V_{IL(MAX.)}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $T_a=0$  to  $70^\circ C$ ) is assured.
7. Load = 1 TTL loads and  $100pF$  ( $V_{OH}=2.0V$ ,  $V_{OL}=0.8V$ )
8. The access time is determined by RAS access time  $t_{RAC}$ , address access time  $t_{AA}$ , and  $\overline{CAS}$  address time  $t_{CAC}$ . The relationship between these access time and  $t_{RCD}$ ,  $t_{RAD}$  is as follows.

CONDITION	ACCESS TIME
$t_{RAD} \leq t_{RAD(MAX.)}$ and $t_{RCD} \leq t_{RCD(MAX.)}$	$t_{RAC(MAX.)}$
$t_{RAD} \geq t_{RAD(MAX.)}$	$t_{AA(MAX.)}$
$t_{RCD} \geq t_{RCD(MAX.)}$	$t_{CAC(MAX.)}$


9.  $t_{OFF(MAX.)}$  and  $t_{OEZ(MAX.)}$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
10.  $t_{CRP}$  requirement should be applicable for  $\overline{RAS}/\overline{CAS}$  cycles preceded by any cycles.
11. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
12.  $t_{WP}$  is applicable for late write cycle. If the cycle is early write, it should be satisfied value of  $t_{WCH}$ .
13. These parameters are referenced to  $\overline{CAS}$  leading edge in early write cycles and to  $\overline{WE}$  leading edge in late write or read-modify-write cycles.
14. If  $t_{WCS} \geq t_{WCS(MIN.)}$  the cycle is an early write cycle and the data output will remain open circuit throughout the entire cycle.
15. If  $t_{CWD} \geq t_{CWD(MIN.)}$ ,  $t_{RWD} \geq t_{RWD(MIN.)}$ ,  $t_{AWD} \geq t_{AWD(MIN.)}$  the cycle is a read-write and the data output will contain data read from the selected cell. If neither of the above conditions are met, the condition of the data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
16. How to enter into  $\overline{CAS}$  before RAS self refresh mode.
  - In case of using distributed  $\overline{CAS}$  before RAS refresh  
Refresh 2048 or 4096 times during a  $256ms$  (Before set into the  $\overline{CAS}$  before RAS self refresh mode, and after reset).
  - In case of using burst  $\overline{CAS}$  before RAS refresh  
Refresh 2048 times during a  $32ms$  ( $\mu PD42S17100L$ ) or 4096 times during a  $64ms$  ( $\mu PD42S16100L$ ) (Before set into the  $\overline{CAS}$  before RAS self refresh mode, and after reset).
  - In case of use RAS only refresh  
Refresh against all refresh address during  $32ms$  ( $\mu PD42S17100L$ ) or  $64ms$  ( $\mu PD42S16100L$ ) (Before set into the  $\overline{CAS}$  before RAS self refresh mode, and after reset).

TIMING DIAGRAMS

READ CYCLE




EARLY WRITE CYCLE




$\mu$ PD42S16100L, 42S17100L


LATE WRITE CYCLE




READ WRITE/READ MODIFY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE



FAST PAGE MODE READ WRITE/READ MODIFY CYCLE




RAS ONLY REFRESH CYCLE



Note:  $\overline{WE}$  = Don't care


CAS BEFORE RAS REFRESH CYCLE






μPD42S16100L,42S17100L

CAS BEFORE RAS HIDDEN REFRESH CYCLE




CAS BEFORE RAS SELF REFRESH CYCLE



## TEST MODE SET CYCLE

(WE AND CAS BEFORE RAS REFRESH CYCLE)



## TEST MODE

TEST MODE is fast test function. On using this mode, test time is reduced to 1/16.

In this TEST MODE, internal organization is 1M words by 16-bit apparentry.

$\mu$ PD42S16100L : The input levels of the CAS input A0, A1, A10, A11 are don't care.

$\mu$ PD42S17100L : The input levels of the RAS input A11 and CAS input A0, A1, A11, are don't care.

## 1. How to enter into TEST MODE

Through TEST MODE SET CYCLE ( $\overline{\text{WE}}$  and  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle), the device is entered into TEST MODE.

## 2. Write/Read in TEST MODE

Write data "1" or "0" through  $D_{IN}$  by controlling address except for above-mentioned address. So equal data is written all 16 bits. And read through  $D_{OUT}$  to check written data.

In case of writing all 16 bits rightly, the data is "1". But wrong, data is "0".

## 3. Refresh in TEST MODE

Use normal read cycle or  $\overline{\text{WE}}$  and  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle.

## 4. How to reset TEST MODE

Through  $\overline{\text{RAS}}$  only refresh cycle or  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle, the device is reset TEST MODE.

### 3. PACKAGE DRAWINGS

26 PIN PLASTIC SOJ (300mil)	24 Leads	495
28 PIN PLASTIC SOJ (400mil)	24 Leads	496
28 PIN PLASTIC SOJ (400mil)	28 Leads	497
32 PIN PLASTIC SOJ (400mil)		498
42 PIN PLASTIC SOJ (400mil)		499
26 PIN PLASTIC TSOP (300mil) *	24 Leads	500
26 PIN PLASTIC TSOP (300mil) *	24 Leads Reverse bent	501
28 PIN PLASTIC TSOP (400mil)	24 Leads	502
28 PIN PLASTIC TSOP (400mil)	24 Leads Reverse bent	503
28 PIN PLASTIC TSOP (400mil)	28 Leads	504
28 PIN PLASTIC TSOP (400mil)	28 Leads Reverse bent	505
32 PIN PLASTIC TSOP (400mil)		506
32 PIN PLASTIC TSOP (400mil)	Reverse bent	507
50 PIN PLASTIC TSOP (400mil)	44 Leads	508
50 PIN PLASTIC TSOP (400mil)	44 Leads Reverse bent	509
24 PIN PLASTIC ZIP (475mil)		510
28 PIN PLASTIC ZIP (475mil)		511
32 PIN PLASTIC ZIP (475mil)		512


\* : under development

PAGE(S) INTENTIONALLY BLANK

494

26 PIN PLASTIC SOJ (300mil)  
24 Leads

NEC Cord:S26LA-300A



S26LA-300A


**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
B	17.1 <sup>+0.25</sup> <sub>-0.05</sub>	0.673 <sup>+0.010</sup> <sub>-0.002</sub>
C	7.62	0.300
D	8.47±0.2	0.333 <sup>+0.009</sup> <sub>-0.008</sub>
E	1.03±0.15	0.041 <sup>+0.006</sup> <sub>-0.007</sub>
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
N	0.12	0.005
P	6.73±0.20	0.265±0.008
Q	0.10	0.004
T	R 0.85	R 0.033
U	0.20 <sup>+0.10</sup> <sub>-0.05</sub>	0.008 <sup>+0.004</sup> <sub>-0.002</sub>

28 PIN PLASTIC SOJ (400mil)  
24 Leads

NEC Cord:P28LE-400A



P28LE-400A


**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
B	18.67 <sup>+0.35</sup>	0.735 <sup>+0.013</sup>
C	10.16	0.400
D	11.18 <sup>+0.2</sup>	0.440 <sup>+0.008</sup>
E	1.08 <sup>+0.15</sup>	0.043 <sup>+0.006</sup>
F	0.7	0.028
G	3.5 <sup>+0.2</sup>	0.138 <sup>+0.008</sup>
H	2.4 <sup>+0.2</sup>	0.094 <sup>+0.008</sup>
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40 <sup>+0.10</sup>	0.016 <sup>+0.004</sup>
N	0.12	0.005
P	9.40 <sup>+0.20</sup>	0.370 <sup>+0.008</sup>
Q	0.15	0.006
T	R0.85	R0.033
U	0.20 <sup>+0.08</sup>	0.008 <sup>+0.002</sup>

28 PIN PLASTIC SOJ (400mil)  
28 Leads

NEC Cord:P28LE-400A1



**NOTE**


Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P28LE-400A1

ITEM	MILLIMETERS	INCHES
B	18.67 <sup>+0.2</sup> <sub>-0.35</sub>	0.735 <sup>+0.008</sup> <sub>-0.013</sub>
C	10.16	0.400
D	11.18±0.2	0.440 <sup>+0.008</sup> <sub>-0.007</sub>
E	1.08±0.15	0.043 <sup>+0.006</sup> <sub>-0.007</sub>
F	0.74	0.029
G	3.5±0.2	0.138 <sup>+0.008</sup> <sub>-0.007</sub>
H	2.545±0.2	0.100±0.008
I	0.8 MIN	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
N	0.12	0.005
P	9.40±0.20	0.370 <sup>+0.008</sup> <sub>-0.007</sub>
Q	0.10	0.004
T	R 0.85	R 0.033
U	0.20 <sup>+0.10</sup> <sub>-0.05</sub>	0.008 <sup>+0.004</sup> <sub>-0.002</sub>

32 PIN PLASTIC SOJ (400mil)

NEC Cord:P32LE-400A



**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition


P32LE-400A

ITEM	MILLIMETERS	INCHES
B	21.06±0.2	0.829±0.008
C	10.16	0.400
D	11.18±0.2	0.440±0.008
E	1.005±0.1	0.040 <sup>+0.004</sup> <sub>-0.005</sub>
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN	0.031 MIN
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
N	0.12	0.005
P	9.4±0.20	0.370±0.008
Q	0.1	0.004
T	R 0.85	R 0.033
U	0.20 <sup>+0.10</sup> <sub>-0.02</sub>	0.008 <sup>+0.004</sup> <sub>-0.002</sub>



42 PIN PLASTIC SOJ (400mil)

NEC Cord: P42LE-400A



**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.


P42LE-400A

ITEM	MILLIMETERS	INCHES
B	27.56 <sup>+0.2</sup> <sub>-0.35</sub>	1.085 <sup>+0.008</sup> <sub>-0.014</sub>
C	10.16	0.400
D	11.18±0.2	0.440±0.008
E	1.08±0.15	0.043 <sup>+0.006</sup> <sub>-0.007</sub>
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
N	0.12	0.005
P	9.4±0.20	0.370±0.008
Q	0.10	0.004
T	R 0.85	R 0.033
U	0.20 <sup>+0.10</sup> <sub>-0.05</sub>	0.008 <sup>+0.004</sup> <sub>-0.002</sub>

26 PIN PLASTIC TSOP (300mil) \*  
24 Leads

\* : under development

NEC Cord:S26G3-50-7JD



**NOTE**

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.





S26G3-50-7JD

ITEM	MILLIMETERS	INCHES
A	17.40 MAX.	0.685 MAX.
B	1.06 MAX.	0.042 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 <sup>+0.004</sup> / <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	9.22±0.2	0.363±0.008
I	7.62±0.1	0.300±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> / <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> / <sub>-0.05</sub>	0.005 <sup>+0.004</sup> / <sub>-0.002</sub>
L	0.5±0.1	0.020 <sup>+0.004</sup> / <sub>-0.005</sub>
M	0.21	0.009
N	0.10	0.004

26 PIN PLASTIC TSOP (300mil) \*  
24 Leads Reverse bent

\* : under development

NEC Cord:S26G3-50-7KD




S26G3-50-7KD

**NOTE**  
Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P) at maximum material condition

ITEM	MILLIMETERS	INCHES
A	17.40 MAX.	0.685 MAX.
B	1.06 MAX.	0.042 MAX.
C	1.27 (T P)	0.050 (T.P.)
D	0.40±0.10	0.016 <sup>+0.004</sup> / <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	9.22±0.2	0.363±0.008
I	7.62±0.1	0.300±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> / <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> / <sub>-0.05</sub>	0.005 <sup>+0.004</sup> / <sub>-0.002</sub>
L	0.5±0.1	0.020 <sup>+0.004</sup> / <sub>-0.005</sub>
M	0.21	0.009
N	0.10	0.004

28 PIN PLASTIC TSOP (400mil)  
24 Leads

NEC Cord:S28G5-50-7JD1



**NOTE**


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S28G5-50-7JD1




ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.15 MAX.	0.046 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40 <sup>+0.10</sup>	0.016 <sup>+0.004</sup>
E	0.05 <sup>±0.05</sup>	0.002 <sup>±0.002</sup>
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76 <sup>±0.2</sup>	0.463 <sup>±0.008</sup>
I	10.16 <sup>±0.1</sup>	0.400 <sup>±0.004</sup>
J	0.8 <sup>±0.2</sup>	0.031 <sup>+0.008</sup>
K	0.125 <sup>+0.10</sup>	0.005 <sup>+0.004</sup>
L	0.5 <sup>±0.1</sup>	0.020 <sup>+0.004</sup>
M	0.21	0.009
N	0.10	0.004

28 PIN PLASTIC TSOP (400mil)  
24 Leads Reverse bent

NEC Cord:S28G5-50-7KD1



detail of lead end



S28G5-50-7KD1


**NOTE**

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.15 MAX.	0.046 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40 <sup>+0.10</sup>	0.016 <sup>-0.005</sup>
E	0.05 <sup>+0.05</sup>	0.002 <sup>+0.002</sup>
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76 <sup>+0.2</sup>	0.463 <sup>+0.008</sup>
I	10.16 <sup>+0.1</sup>	0.400 <sup>+0.004</sup>
J	0.8 <sup>+0.2</sup>	0.031 <sup>-0.008</sup>
K	0.125 <sup>-0.018</sup>	0.005 <sup>-0.002</sup>
L	0.5 <sup>+0.1</sup>	0.020 <sup>-0.005</sup>
M	0.21	0.009
N	0.10	0.004

28 PIN PLASTIC TSOP (400mil)  
28 Leads

NEC Cord:S28G5-50-7JD2



**NOTE**


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S28G5-50-7JD2

ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.15 MAX.	0.046 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> <sub>-0.05</sub>	0.005 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.5±0.15	0.020 <sup>+0.006</sup> <sub>-0.007</sub>
M	0.21	0.009
N	0.10	0.004

28 PIN PLASTIC TSOP (400mil)  
28 Leads Reverse bent

NEC Cord:S28G5-50-7KD2



**NOTE**


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S28G5-50-7KD2

ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.15 MAX.	0.046 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> <sub>-0.05</sub>	0.005 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.5±0.15	0.020 <sup>+0.006</sup> <sub>-0.007</sub>
M	0.21	0.009
N	0.10	0.004

32 PIN PLASTIC TSOP (400mil)

NEC Cord:S32G5-50-7JD1



**NOTE**

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.


S32G5-50-7JD1

ITEM	MILLIMETERS	INCHES
A	21.17 MAX.	0.834 MAX.
B	1.06 MAX.	0.042 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> <sub>-0.05</sub>	0.005 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.5±0.15	0.020 <sup>+0.006</sup> <sub>-0.007</sub>
M	0.21	0.009
N	0.10	0.004



32 PIN PLASTIC TSOP (400mil)  
Reverse bent

NEC Cord:S32G5-50-7KD1



**NOTE**


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S32G5-50-7KD1

ITEM	MILLIMETERS	INCHES
A	21.17 MAX.	0.834 MAX.
B	1.06 MAX.	0.042 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> <sub>-0.05</sub>	0.005 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.5±0.15	0.020 <sup>+0.006</sup> <sub>-0.007</sub>
M	0.21	0.009
N	0.10	0.004

50 PIN PLASTIC TSOP (400mil)  
44 Leads

NEC Cord:S50G5-80-7JF



**NOTE**


Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

S50G5-80-7JF

ITEM	MILLIMETERS	INCHES
A	21.45 MAX.	0.845 MAX.
B	1.13 MAX.	0.045 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	0.30±0.10	0.012 <sup>+0.004</sup> <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> <sub>-0.05</sub>	0.005 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.5±0.15	0.020 <sup>+0.006</sup> <sub>-0.007</sub>
M	0.13	0.005
N	0.10	0.004

50 PIN PLASTIC TSOP (400mil)  
44 Leads Reverse bent

NEC Cord:S50G5-80-7KF



**NOTE**


Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

S50G5-80-7KF

ITEM	MILLIMETERS	INCHES
A	21.45 MAX.	0.845 MAX.
B	1.13 MAX.	0.045 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	0.30±0.10	0.012 <sup>+0.004</sup> / <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> / <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> / <sub>-0.05</sub>	0.005 <sup>+0.004</sup> / <sub>-0.002</sub>
L	0.5±0.15	0.020 <sup>+0.006</sup> / <sub>-0.007</sub>
M	0.13	0.005
N	0.10	0.004

24 PIN PLASTIC ZIP (475mil)

NEC Cord:P24V-100-475A



P24V-100-475A


**NOTE**

Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	31.75 MAX.	1.250 MAX.
F	0.50 <sup>±0.1</sup>	0.020 <sup>-0.002</sup>
G	φ0.25	φ0.010
H	2.54	0.100
I	1.27	0.050
J	1.27 MAX.	0.050 MAX.
K	1.0 MIN.	0.039 MIN.
M	10.8 MAX.	0.426 MAX.
N	2.8 <sup>±0.2</sup>	0.110 <sup>-0.002</sup>
Q	12.07 MAX.	0.476 MAX.
V	0.25 <sup>+0.10</sup>	0.010 <sup>-0.004</sup>
W	2.54	0.100
Y	3.3 <sup>±0.5</sup>	0.130 <sup>±0.02</sup>

28 PIN PLASTIC ZIP (475mil)

NEC Cord:P28VF-100-475A



**NOTE**


Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.

P28VF-100-475A

ITEM	MILLIMETERS	INCHES
A	36.83 MAX.	1.450 MAX.
F	0.5 ± 0.10	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
G	0.25	0.010
H	2.54 (T.P.)	0.100 (T.P.)
I	1.27 (T.P.)	0.050 (T.P.)
J	1.27 MAX.	0.050 MAX.
K	0.9 MIN.	0.035 MIN.
M	10.8 MAX.	0.426 MAX.
N	2.8 ± 0.2	0.110 <sup>+0.009</sup> <sub>-0.008</sub>
Q	12.07 MAX.	0.475 MAX.
V	0.25 <sup>+0.10</sup> <sub>-0.05</sub>	0.010 <sup>+0.004</sup> <sub>-0.003</sub>
W	2.54 (T.P.)	0.100 (T.P.)
Y	3.25 ± 0.2	0.128 ± 0.008

32 PIN PLASTIC ZIP (475mil)

NEC Cord:P32VF-100-475A



P32VF-100-475A

**NOTE**

Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	41.91 MAX.	1.650 MAX
F	0.5±0.10	0.020 <sup>+0.004</sup> / <sub>-0.005</sub>
G	0.25	0.010
H	2.54 (T.P.)	0.100 (T.P.)
I	1.27 (T.P.)	0.050 (T.P.)
J	1.27 MAX.	0.050 MAX.
K	0.9 MIN.	0.035 MIN.
M	10.8 MAX.	0.426 MAX.
N	2.8±0.2	0.110 <sup>+0.009</sup> / <sub>-0.008</sub>
Q	12.07 MAX.	0.475 MAX.
V	0.25 <sup>+0.10</sup> / <sub>-0.05</sub>	0.010 <sup>+0.004</sup> / <sub>-0.003</sub>
W	2.54 (T.P.)	0.100 (T.P.)
Y	3.25±0.2	0.128±0.008