

11403 West Bernado Court, Suite 100, San Diego, CA 92127.
Tel No: (619) 674 2233, Fax No: (619) 674 2230

SYS32128ZK/LK - 010/012/015/017

Issue 1.3 : January 1999

Description


The SYS32128ZK/LK is a plastic 4Mbit Static RAM Module offered in 64 pin ZIP and 64 lead SIMM packages, organised as 128K x 32. The module utilises four fast 128kx8 SRAMs housed in SOJ packages, surface mounted onto an FR4 epoxy PCB.

Four chip selects are used to independently enable the four bytes. Reading or Writing is executed on individual or any combination of multiple bytes. Two pins PD0 & PD1 are used to identify module memory density where alternative versions of the JEDEC standard modules can be interchanged.

Features

- Access Times of 10/12/15/17 ns.
- 64 Pin ZIP & SIMM standard pinouts.
- 5 Volt Supply \pm 10%.
- Power Dissipation :
 - Operating (10ns) 5.5 W (maximum).
 - Standby (CMOS) -L 44mW (maximum).
- Completely Static Operation.
- Equal Access and Cycle Times.
- On-board Supply Decoupling Capacitors.
- Data Retention capability. (-L version only).

Block Diagram



Pin Functions

<i>Address Inputs</i>	A0 - A16
<i>Data Input/Output</i>	D0 - D31
<i>Chip Selects</i>	CS1~4
<i>Write Enable</i>	WE
<i>Output Enable</i>	OE
<i>No Connect</i>	NC
<i>Presence Detect</i>	PD0~1
<i>Power (+5V)</i>	V_{cc}
<i>Ground</i>	GND

Pin Definition

	SIMM	ZIP
1	Gnd	1
2	PD0	2
3	PD1	3
4	PD0	4
5	PD1	5
6	D8	6
7	D1	7
8	D2	8
9	D10	9
10	D9	10
11	D10	11
12	V _{cc}	12
13	A0	13
14	A7	14
15	A1	15
16	A8	16
17	A2	17
18	A9	18
19	D12	19
20	D13	20
21	D14	21
22	D15	22
23	Gnd	23
24	D16	24
25	D17	25
26	D18	26
27	Gnd	27
28	WE	28
29	A15	29
30	CS2	30
31	CS1	31
32	CS1	32
33	CS4	33
34	NC	34
35	NC	35
36	OE	36
37	OE	37
38	Gnd	38
39	D24	39
40	D16	40
41	D25	41
42	D17	42
43	D26	43
44	D18	44
45	D27	45
46	D19	46
47	A3	47
48	A10	48
49	A4	49
50	A11	50
51	A5	51
52	V _{cc}	52
53	A12	53
54	A13	54
55	A6	55
56	D20	56
57	D28	57
58	D21	58
59	D29	59
60	D22	60
61	D30	61
62	D23	62
63	D31	63
64	Gnd	64

Package Details

Plastic 64 Pin JEDEC ZIP

Plastic 64 Pin JEDEC SIMM

DC OPERATING CONDITIONS**Absolute Maximum Ratings⁽¹⁾**

Parameter	Symbol	min	typ	max	unit
Voltage on any pin relative to V _{SS}	V _T	-0.5	-	+7.0	V
Power Dissipation	P _T	-	-	4.0	W
Storage Temperature	T _{STG}	-55	-	+125	°C

Notes :

- (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	min	typ	max	unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5	V
Input Low Voltage	V _{IL}	-0.5 ⁽²⁾	-	0.8	V
Operating Temperature	T _A	0	-	70	°C
	T _{AI}	-40	-	85	°C (I)

(2) V_T can be -1.5 V pulse of less than 10 ns.

DC Electrical Characteristics (V_{CC}=5V±10%)

TA 0 to 70°C

Parameter	Symbol	Test Condition	min	typ	max	Unit
I/P Leakage Current	I _{LI}	V _{IN} = GND to V _{CC}	-20	-	20	µA
Output Leakage Current	I _{LO}	CS = V _{IH} , V _{IO} = GND to V _{CC}	-20	-	20	µA
Operating Supply Current	I _{CC}	CS = V _{IL} , min cycle, 10ns	-	-	1000	mA
		12ns	-	-	920	mA
		100% duty, I _{VO} =0mA, 15ns	-	-	780	mA
		17ns	-	-	720	mA
Standby Supply Current TTL levels -L (CMOS levels)	I _{SB1} I _{SB}	CS = V _{IH}	-	-	280	mA
		CS = V _{CC} -0.2V, 0.2 > V _{IN} > V _{CC} -0.2V	-	-	80	mA
Output Low Voltage	V _{OL}	I _{OL} = 8.0mA	-	-	0.4	V
Output High Voltage	V _{OH}	I _{OH} = -4.0mA	2.4	-	-	V

Typical values are at V_{CC}=5.0V, T_A=25°C and specified loading. All values specified for 32 bit operation.

CS above refers to CS1~4 on the module.

Capacitance (V_{CC}=5V±10%, T_A=25°C)

Note: Capacitance calculated, not measured.

Parameter	Symbol	Test Condition	typ	max	Unit
Input Capacitance (CS1~4)	C _{IN1}	V _{IN} = 0V	-	8	pF
Input Capacitance (other)	C _{IN2}	V _{IN} = 0V	-	32	pF
I/O Capacitance	C _{I/O}	V _{IO} = 0V	-	8	pF


Operation Truth Table

\overline{CS}	\overline{OE}	\overline{WE}	DATA PINS	SUPPLY CURRENT	MODE
H	X	X	High Impedance	I_{SB1}, I_{SB2}	Standby
L	L	H	Data Out	I_{CC}	Read
L	X	L	Data In	I_{CC}	Write
L	H	H	High Impedance	I_{CC}	Output Disabled

Notes : H = V_{IH} : L = V_{IL} : X = V_{IH} or V_{IL}

AC Test Conditions**Output Load**

- * Input pulse levels: 0 V to 3.0V
- * Input rise and fall times: 5ns
- * Input and Output timing reference levels: 1.5V
- * Output load: see diagram
- * $V_{CC} = 5V \pm 10\%$

**Low V_{CC} Data Retention Characteristics - L Version Only**

Parameter	Symbol	Test Condition	min	typ	max	Unit
V_{CC} for Data Retention	V_{DR}	$\overline{CS} \geq V_{CC} - 0.2V$	2.0	-	-	V
Data Retention Current	I_{CCDR1}	$V_{CC} = 2.0V, \overline{CS} \geq 1.8V, T_{OP} = T_A$	-	-	3	mA
	I_{CCDR2}	$V_{CC} = 3.0V, \overline{CS} \geq 2.8V, T_{OP} = T_{AI}$	-	-	3.5	mA
Chip Deselect to Data Retention Time	t_{CDR}	See Retention Waveform	0	-	-	ns
Operation Recovery Time	t_R	See Retention Waveform	$t_{RC}^{(1)}$	-	-	ns


Notes: (1) t_{RC} =Read Cycle Time

AC OPERATING CONDITIONS**Read Cycle⁽¹⁾**


Parameter	Symbol	-010		-012		-015		-017		Unit
		min	max	min	max	min	max	min	max	
Read Cycle Time	t_{RC}	10	-	12	-	15	-	17	-	ns
Address Access Time	t_{AA}	-	10	-	12	-	15	-	17	ns
Chip Select Access Time	t_{ACS}	-	10	-	12	-	15	-	17	ns
Output Enable to Output Valid	t_{OE}	-	6	-	6	-	8	-	9	ns
Output Hold from Address Change	t_{OH}	2	-	3	-	3	-	3	-	ns
Chip Selection to Output in Low Z	t_{CLZ}	0	-	0	-	0	-	0	-	ns
Output Enable to Output in Low Z	t_{OLZ}	0	-	0	-	0	-	0	-	ns
Chip Deselection to O/P in High Z ⁽²⁾	t_{CHZ}	0	6	0	6	0	7	0	8	ns
Output Disable to Output in High Z ⁽²⁾	t_{OHZ}	0	6	0	6	0	6	0	7	ns


Write Cycle

Parameter	Symbol	-010		-12		-15		-17		Unit
		min	max	min	max	min	max	min	max	
Write Cycle Time	t_{WC}	10	-	12	-	15	-	17	-	ns
Chip Selection to End of Write	t_{CW}	9	-	10	-	12	-	13	-	ns
Address Setup Time	t_{AS}	0	-	0	-	0	-	0	-	ns
Address Valid to End of Write	t_{AW}	9	-	10	-	12	-	13	-	ns
Write Pulse Width	t_{WP}	7	-	9	-	12	-	13	-	ns
Write Recovery Time	t_{WR}	0	-	0	-	0	-	0	-	ns
Write to Output in High Z ⁽³⁾	t_{WHZ}	0	6	0	7	0	8	0	9	ns
Data to Write Time Overlap	t_{DW}	6	-	7	-	8	-	9	-	ns
Data Hold from Write Time	t_{DH}	0	-	0	-	0	-	0	-	ns
Output active from end of write	t_{ow}	0	-	0	-	0	-	0	-	ns


Read Cycle Timing Waveform^(1,2)

- (1) \overline{WE} is High for Read Cycle.
- (2) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

Write Cycle No.1 Timing Waveform⁽¹⁻¹⁰⁾




Write Cycle No.2 Timing Waveform (1-10)**AC Characteristics Notes**

- (1) A write occurs during the overlap (t_{WP}) of a low $\overline{CS1\sim 4}$ and a low \overline{WE} .
- (2) All write cycle timing is referenced from the last valid address to the first transition address.
- (3) Defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.
- (4) At any given temperature and voltage condition, t_{WHZ} (max) is less than t_{OW} (min) both for a given module and from module to module.
- (5) Module is continuously selected with $\overline{CS1\sim 4} = V_{IL}$.
- (6) $\overline{CS1\sim 4}$ or \overline{WE} must be high during address transition.
- (7) WE is High for Read Cycle.
- (8) All read cycle timing is referenced from the last valid address to the first transition address.
- (9) At any given temperature and voltage condition, t_{CHZ} (max) is less than t_{CLZ} (min) both for a given module and from module to module.
- (10) Address is valid prior to or coincident with $\overline{CS1\sim 4}$ transition low.

Data Retention Waveform

Package Information

Dimensions in mm

Plastic 64 Pin Zig-Zag-In-line Package (ZIP)**Plastic 64 Pin Single In-line Memory Module (SIMM)****Ordering Information****SYS32128 ZK/LK LI-010****Note :**

Although this data is believed to be accurate, the information contained herein is not intended to and does not create any warranty of merchantability or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed at any time without notice.

Products are not authorised for use as critical components in life support devices without the express written approval of a company director.