

# PA7128 PEEL™ Array

## Programmable Electrically Erasable Logic Array

### Features

- CMOS Electrically Erasable Technology
  - Reprogrammable in 28-pin DIP, SOIC, and PLCC packages
- Versatile Logic Array Architecture
  - 12 I/Os, 14 inputs, 36 registers/latches
  - Up to 36 logic cell output functions
  - PLA structure with true product-term sharing
  - Logic functions and registers can be I/O-buried
- Flexible Logic Cell
  - Up to 3 output functions per logic cell
  - D, T and JK registers with special features
  - Independent or global clocks, resets, presets, clock polarity, and output enables
  - Sum-of-products logic for output enables


- High-Speed, Moderate Power Consumption
  - As fast as 9ns/15ns (tpdi/tpdx), 83.3MHz fmax
  - ICC 95mA max, 75mA typical
- Ideal for Combinatorial, Synchronous and Asynchronous Logic Applications
  - Integration of multiple PLDs and random logic
  - Buried counters, complex state-machines
  - Comparitors, decoders, multiplexers and other wide-gate functions
- Development and Programmer Support
  - ICT PLACE Development Software
  - Fitters for ABEL and CUPL design software
  - Programming support by ICT PDS-3 and other popular third-party programmers

### General Description


The PA7128 is a member of the Programmable Electrically Erasable Logic (PEEL) Array family based on ICT's 1-micron CMOS EEPROM technology. PEEL Arrays free designers from the limitations of ordinary PLDs by providing the architectural flexibility and speed needed for today's programmable logic designs. The PA7128 offers a versatile logic array architecture with 12 I/O pins, 14 input pins and 36 registers/latches (12 buried logic cells, 12 input reg/latches, 12 buried I/O reg/latches). Its logic array implements 50 sum-of-product logic functions that share 64 product terms. The PA7128's logic and I/O cells (LCCs, IOCs) are extremely flexible offering up to three output functions per cell (a total of 36 for all 12 logic cells). Cells are

configurable as D, T and JK registers with independent or global clocks, resets, presets, clock polarity, and other special features, making the PA7128 suitable for a variety of combinatorial, synchronous and asynchronous logic applications. The PA7128 offers pin compatibility and super-set functionality to popular 28-pin PLDs, like the 26V12. Thus, designs that exceed the architectures of such devices can be expanded upon. The PA7128 supports speeds as fast as 9ns/15ns (tpdi/tpdx) and 83.3MHz (fmax) at moderate power consumption 95mA (75mA typical). Packaging includes 28-pin DIP, SOIC, and PLCC. Development and programming support for the PA7128 is provided by ICT and popular third party development tool manufacturers.

### Pin Configurations



### Block Diagram



**Absolute Maximum Ratings**

Exposure to absolute maximum ratings over extended periods of time may affect device reliability. Exceeding absolute maximum ratings may cause permanent damage

Symbol	Parameter	Conditions	Rating	Unit
V <sub>CC</sub>	Supply Voltage	Relative to GND	- 0.5 to + 7.0	V
V <sub>I</sub> , V <sub>O</sub>	Voltage Applied to Any Pin	Relative to GND <sup>1</sup>	- 0.5 to V <sub>CC</sub> + 0.6	V
I <sub>O</sub>	Output Current	Per pin (I <sub>OL</sub> , I <sub>OH</sub> )	± 25	mA
T <sub>ST</sub>	Storage Temperature		- 65 to + 150	°C
T <sub>LT</sub>	Lead Temperature	(Soldering 10 seconds)	+ 300	°C

**Operating Ranges**

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage	Commercial <sup>2</sup>	4.75	5.25	V
T <sub>A</sub>	Ambient Temperature	Commercial <sup>2</sup>	0	+ 70	°C
T <sub>R</sub>	Clock Rise Time	(Note 3)		20	ns
T <sub>F</sub>	Clock Fall Time	(Note 3)		20	ns
T <sub>RVCC</sub>	V <sub>CC</sub> Rise Time	(Note 3)		250	ms


**D.C. Electrical Characteristics** Over the operating range

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage - TTL	V <sub>CC</sub> = Min, I <sub>OH</sub> = - 4.0mA	2.4		V
V <sub>OHC</sub>	Output HIGH Voltage-CMOS	V <sub>CC</sub> = Min, I <sub>OH</sub> = - 10µA	V <sub>CC</sub> - 0.1		V
V <sub>OL</sub>	Output LOW Voltage - TTL	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16mA		0.5	V
V <sub>OCL</sub>	Output LOW Voltage-CMOS	V <sub>CC</sub> = Min, I <sub>OL</sub> = 10µA		0.1	V
V <sub>IH</sub>	Input HIGH Level		2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Level		- 0.3	0.8	V
I <sub>IL</sub>	Input Leakage Current	V <sub>CC</sub> = Max, GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		±10	µA
I <sub>OZ</sub>	Output Leakage Current	I/O = High-Z, GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub>		±10	µA
I <sub>SC</sub>	Output Short Circuit Current <sup>5</sup>	V <sub>CC</sub> =5V, V <sub>O</sub> =0.5V, T <sub>A</sub> =25°C	- 30	- 120	mA
I <sub>CC</sub>	V <sub>CC</sub> Current	V <sub>IN</sub> = 0V or V <sub>CC</sub> <sup>4, 12</sup> f = 25MHz All outputs disabled		95 (typ=75) <sup>20</sup>	mA
C <sub>IN</sub>	Input Capacitance <sup>6</sup>	T <sub>A</sub> = 25°C, V <sub>CC</sub> = 5.0V @ f = 1MHz		6	pF
C <sub>OUT</sub>	Output Capacitance <sup>6</sup>			12	pF

**A.C. Electrical Characteristics Combinatorial**

Over operating conditions

Symbol	Parameters <sup>7, 13</sup>	PA7128-15 PA7128-1 <sup>18</sup>		PA7128-20 PA7128-2 <sup>18</sup>		Units
		Min	Max	Min	Max	
t <sub>PDI</sub>	Propagation delay Internal (t <sub>AI</sub> + t <sub>LC</sub> )		9		12	ns
t <sub>PDX</sub>	Propagation delay External (t <sub>IA</sub> + t <sub>AL</sub> + t <sub>LC</sub> + t <sub>LO</sub> )		15		20	ns
t <sub>IA</sub>	Input or I/O pin to Array input		2		3	ns
t <sub>AL</sub>	Array input to LCC		8		10	ns
t <sub>LC</sub>	LCC input to LCC output <sup>11</sup>		1		2	ns
t <sub>LO</sub>	LCC output to output pin		4		5	ns
t <sub>OD, TOE</sub>	Output Disable, Enable from LCC output <sup>8</sup>		4		5	ns
t <sub>ox</sub>	Output Disable, Enable from input pin <sup>8</sup>		15		20	ns







**Combinatorial Timing - Waveforms and Block Diagram**


## A.C. Electrical Characteristics Sequential

Over operating conditions

Symbol	Parameters 7, 13	PA7128-15 PA7128-1 <sup>18</sup>		PA7128-20 PA7128-2 <sup>18</sup>		Units
		Min	Max	Min	Max	
t <sub>SCI</sub>	Internal set-up to system-clock <sup>9</sup> , - LCC <sup>15</sup> (t <sub>IA</sub> + t <sub>SK</sub> + t <sub>LC</sub> - t <sub>Ck</sub> )	5		7		ns
t <sub>SCX</sub>	Input <sup>17</sup> (Ext.) set-up to system-clock,-LCC(t <sub>IA</sub> + t <sub>SCI</sub> )	7		10		ns
t <sub>COI</sub>	System-clock to Array Int.-LCC/IOC/INC <sup>15</sup> (t <sub>Ck</sub> + t <sub>LC</sub> )			7	9	ns
t <sub>COX</sub>	System-clock to Output Ext. - LCC (t <sub>COI</sub> + t <sub>LO</sub> )			11	14	ns
t <sub>HX</sub>	Input hold time from system clock - LCC	0		0		ns
t <sub>SK</sub>	LCC input set-up time to async. clock <sup>14</sup> - LCC	2		2		ns
t <sub>AK</sub>	Clock at LCC or IOC - LCC output	1		1		ns
t <sub>HK</sub>	LCC input hold time from async. clock - LCC	4		4		ns
t <sub>SI</sub>	Input set-up to system clock -IOC/INC <sup>15</sup> (t <sub>SK</sub> - t <sub>Ck</sub> )	0		0		ns
t <sub>HI</sub>	Input hold time from system clock -IOC/INC(t <sub>Ck</sub> -t <sub>SK</sub> )	4		5		ns
t <sub>PK</sub>	Array input to IOC PCLK clock		6		7	ns
t <sub>SPI</sub>	Input set-up to PCLK clock - IOC/INC (t <sub>SK</sub> -t <sub>PK</sub> -t <sub>IA</sub> ) <sup>19</sup>	0		0		ns
t <sub>HPI</sub>	Input hold PCLK clock <sup>18</sup> - IOC/INC (t <sub>PK</sub> + t <sub>IA</sub> - t <sub>SK</sub> )	6		8		ns
t <sub>SD</sub>	Input set-up to system clock (t <sub>IA</sub> + t <sub>AL</sub> + t <sub>LC</sub> + t <sub>SK</sub> - t <sub>Ck</sub> ) - IOC Sum-D <sup>16</sup>	7		10		ns
t <sub>HD</sub>	Input hold time from system clock - IOC Sum-D	0		0		ns
t <sub>SDP</sub>	Input set-up to PCLK clock (t <sub>IA</sub> + t <sub>AL</sub> + t <sub>LC</sub> + t <sub>SK</sub> - t <sub>PK</sub> ) - IOC Sum-D	7		10		ns
t <sub>HDP</sub>	Input hold time from PCLK clock - IOC Sum-D	0		0		ns
t <sub>Ck</sub>	System-clock delay to LCC/IOC/INC		6		7	ns
t <sub>CW</sub>	System-clock low or high pulse width	6		7		ns
f <sub>MAX1</sub>	Max system-clock frequency Int/Int 1/(t <sub>SCI</sub> + t <sub>COI</sub> )		83.3		62.5	MHz
f <sub>MAX2</sub>	Max system-clock frequency Ext/Int 1/(t <sub>SCX</sub> + t <sub>COI</sub> )		71.4		52.6	MHz
f <sub>MAX3</sub>	Max system-clock frequency Int/Ext 1/(t <sub>SCI</sub> + t <sub>COX</sub> )		62.5		47.6	MHz
f <sub>MAX4</sub>	Max system-clock frequency Ext/Ext 1/(t <sub>SCX</sub> + t <sub>COX</sub> )		55.5		41.6	MHz
f <sub>TGL</sub>	Max system-clock toggle frequency 1/(t <sub>CW</sub> + t <sub>CW</sub> ) <sup>10</sup>		83.3		71.4	MHz
t <sub>PR</sub>	LCC Preset/Reset to LCC output		1		2	ns
t <sub>ST</sub>	Input to Global Cell preset/reset (t <sub>IA</sub> + t <sub>AL</sub> + t <sub>PR</sub> )		11		15	ns
t <sub>AW</sub>	Asynch. preset/reset pulse width	8		8		ns
t <sub>RT</sub>	Input to LCC Reg-Type (RT)		7		9	ns
t <sub>RTV</sub>	LCC Reg-Type to LCC output register change		1		2	ns
t <sub>RTC</sub>	Input to Global Cell reg.-type change (t <sub>RT</sub> + t <sub>RTV</sub> )		8		11	ns
t <sub>RW</sub>	Asynch. Reg-Type pulse width	10		10		ns
t <sub>reset</sub>	Power-on reset time for register in clear state <sup>3</sup>		5		5	μs

## Sequential Timing - Waveforms and Block Diagram



### Notes:

- Minimum DC input is – 0.5V, however inputs may undershoot to – 2.0V for periods less than 20ns.
- Contact ICT for other operating ranges.
- Test points for Clock and Vcc in  $t_R$ ,  $t_F$ ,  $t_{CL}$ ,  $t_{CH}$ , and  $t_{RESET}$  are referenced at 10% and 90% levels.
- I/O pins are 0V or VCC.
- Test one output at a time for a duration of less than 1 sec.
- Capacitances are tested on a sample basis.
- Test conditions assume: signal transition times of 5ns or less from the 10% and 90% points, timing reference levels of 1.5V (unless otherwise specified).
- $t_{OE}$  is measured from input transition to  $VREF \pm 0.1V$  (See test loads at end of section 5 for  $VREF$  value).  $t_{OD}$  is measured from input transition to  $VOH - 0.1V$  or  $VOH + 0.1V$ .
- "System-clock" refers to pin 1 or pin 28 high speed clocks.
- For T or JK registers in toggle (divide by 2) operation only.
- For combinatorial and async-clock to LCC output delay.
- ICC for a typical application: This parameter is tested with the device programmed as a 10-bit D type Counter.
- Test loads are specified at the end of section 3 in this data book.
- "Async. clock" refers to the clock from the Sum term (OR gate)
- The "LCC" term indicates that the timing parameter is applied to the LCC register.
- The "IOC" term indicates that the timing parameter is applied to the IOC register.
- The "INC" term indicates that the timing parameter is applied to the INC register.
- The "IOC/INC" term indicates that the timing parameter is applied to both the IOC and INC registers.
- The "LCC/IOC/INC" term indicates that the timing parameter is applied to the LCC, IOC and INC registers.
- This refers to the Sum-D gate routed to the IOC register for an additional buried register.
- The term "Input" without any reference to another term refers to an (external) input pin.
- PA7128-1 is an alternate number for PA7128-15. PA7128-2 is an alternate number for PA7128-20.
- The parameter  $t_{SP1}$  indicates that the PCLK signal to the IOC register is always slower than the data from the pin or input by the absolute value of  $(t_{SK} - t_{PK} - t_{IA})$ . This means that no set-up time for the data from the pin or input is required, i.e. the external data and clock can be sent to the device simultaneously. Additionally, the data from the pin must remain stable for  $t_{SP1}$  time, i.e. to wait for the PCLK signal to arrive at the IOC register.
- Typical (typ) ICC is measured at  $TA = 25^\circ C$ , Freq = 25MHz,  $VCC = 5V$ .