

CMOS Logic MN4000B Series

6932852 PANASONIC INDL/ELECTRONIC

MN4044B/MN4044BS

66C 05009 D T-46-07-15

MN4044B / MN4044BS

Quad R/S Latches

Description



The MN4044B/S have built-in quad independent R/S flip-flops. They are suitable for 4-bit data processing due to the combination of NAND gates. Four outputs can be high impedance by common input (EO) = L regardless of the latch contents. These are equivalent to MOTOROLA MC14044 and RCA CD4044B.

Truth Table


Input			Output
EO	S	R	O
L	X	X	Z
H	L	H	H
H	X	L	L
H	H	H	latch

Note) X : don't care
Z : high impedance

Logic Diagram



P- 3




16-Pin • Plastic DIL Package

P- 4



16-Pin • Panaflat Package (SO-16D)

Pin Configuration



CMOS Logic MN4000B Series

MN4044B/MN4044BS

6932852 PANASONIC INDL, ELECTRONIC

66C 05010

D T-46-07-15

■ Maximum Ratings ($T_a=25^\circ\text{C}$)

Item	Symbol	Ratings	Unit
Supply Voltage	V_{DD}	$-0.5 \sim +18$	V
Input Voltage	V_I	$-0.5 \sim V_{DD}+0.5^*$	V
Output Voltage	V_O	$-0.5 \sim V_{DD}+0.5^*$	V
Peak Input · Output Current	$\pm I_I$	max. 10	mA
Power Dissipation (per package)	$T_a=-40 \sim +60^\circ\text{C}$ $T_a=+60 \sim +85^\circ\text{C}$	P_D max. 400 Decrease up to 200mW rating at $8\text{mW}/^\circ\text{C}$	mW
Power Dissipation (per output terminal)	P_D	max. 100	mW
Operating Ambient Temperature	T_{opr}	$-40 \sim +85$	$^\circ\text{C}$
Storage Temperature	T_{stg}	$-65 \sim +150$	$^\circ\text{C}$

* $V_{DD} + 0.5\text{V}$ should be under 18V■ DC Characteristics ($V_{SS}=0\text{V}$)

Item	V_{DD} (V)	Sym- bol	Conditions	$T_a=-40^\circ\text{C}$		$T_a=25^\circ\text{C}$		$T_a=85^\circ\text{C}$		Unit
				min.	max.	min.	max.	min.	max.	
Quiescent Power Supply Current	5	I_{DD}	$V_I=V_{SS}$ or V_{DD}	—	4	—	4	—	30	μA
	10			—	8	—	8	—	60	
	15			—	16	—	16	—	120	
Output Voltage Low Level	5	V_{OL}	$V_I=V_{SS}$ or V_{DD} $ I_O < 1\mu\text{A}$	—	0.05	—	0.05	—	0.05	V
	10			—	0.05	—	0.05	—	0.05	
	15			—	0.05	—	0.05	—	0.05	
Output Voltage High Level	5	V_{OH}	$V_I=V_{SS}$ or V_{DD} $ I_O < 1\mu\text{A}$	4.95	—	4.95	—	4.95	—	V
	10			9.95	—	9.95	—	9.95	—	
	15			14.95	—	14.95	—	14.95	—	
Input Voltage Low Level	5	V_{IL}	$ I_O < 1\mu\text{A}$ $V_O=0.5\text{V}$ or 4.5V $V_O=1\text{V}$ or 9V $V_O=1.5\text{V}$ or 13.5V	—	1.5	—	1.5	—	1.5	V
	10			—	3	—	3	—	3	
	15			—	4	—	4	—	4	
Input Voltage High Level	5	V_{IH}	$ I_O < 1\mu\text{A}$ $V_O=0.5\text{V}$ or 4.5V $V_O=1\text{V}$ or 9V $V_O=1.5\text{V}$ or 13.5V	3.5	—	3.5	—	3.5	—	V
	10			7	—	7	—	7	—	
	15			11	—	11	—	11	—	
Output Current Low Level	5	I_{OL}	$V_O=0.4\text{V}$, $V_I=0$ or 5V $V_O=0.5\text{V}$, $V_I=0$ or 10V $V_O=1.5\text{V}$, $V_I=0$ or 15V	0.52	—	0.44	—	0.36	—	mA
	10			1.3	—	1.1	—	0.9	—	
	15			3.6	—	3	—	2.4	—	
Output Current High Level	5	$-I_{OH}$	$V_O=4.6\text{V}$, $V_I=0$ or 5V $V_O=9.5\text{V}$, $V_I=0$ or 10V $V_O=13.5\text{V}$, $V_I=0$ or 15V	0.52	—	0.44	—	0.36	—	mA
	10			1.3	—	1.1	—	0.9	—	
	15			3.6	—	3	—	2.4	—	
Output Current High Level	5	$-I_{OH}$	$V_O=2.5\text{V}$, $V_I=0$ or 5V	1.7	—	1.4	—	1.1	—	mA
Input Leakage Current	15	$\pm I_I$	$V_I=0$ or 15V	—	0.3	—	0.3	—	1	μA
3-State Output Pin	Leakage Current High Level	15	I_{OZH} $V_O=V_{DD}$	—	1.6	—	1.6	—	12	μA
	Leakage Current Low Level	15	$-I_{OZL}$ $V_O=V_{SS}$	—	1.6	—	1.6	—	12	

CMOS Logic MN4000B Series

MN4044B/MN4044BS


6932852 PANASONIC INDL ELECTRONIC

66C 05011 DT-46-07-15

■ Switching Characteristics ($T_a=25^\circ\text{C}$, $V_{SS}=0\text{V}$, $C_L=50\text{pF}$)

Item	V_{DD} (V)	Symbol	min.	typ.	max.	Unit
Output Rise Time	5	t_{TLH}	—	60	180	ns
	10		—	30	90	
	15		—	20	60	
Output Fall Time	5	t_{THL}	—	60	180	ns
	10		—	30	90	
	15		—	20	60	
Propagation Delay Time $\bar{R}_n \rightarrow \text{On (H} \rightarrow \text{L)}$	5	t_{PHL}	—	90	270	ns
	10		—	40	120	
	15		—	30	90	
Propagation Delay Time $\bar{S}_n \rightarrow \text{On (L} \rightarrow \text{H)}$	5	t_{PLH}	—	90	270	ns
	10		—	40	120	
	15		—	30	90	
High Level Output Disable Time $\text{EO} \rightarrow \text{On (H)}$	5	t_{PHZ}	—	50	150	ns
	10		—	30	90	
	15		—	25	75	
Low Level Output Disable Time $\text{EO} \rightarrow \text{On (L)}$	5	t_{PLZ}	—	30	90	ns
	10		—	25	75	
	15		—	20	60	
High Level Output Enable Time $\text{EO} \rightarrow \text{On (H)}$	5	t_{PZH}	—	50	150	ns
	10		—	25	75	
	15		—	20	60	
Low Level Output Enable Time $\text{EO} \rightarrow \text{On (L)}$	5	t_{PZL}	—	50	150	ns
	10		—	25	75	
	15		—	20	60	
Low Level Minimum S_n Pulse Width	5	t_{WSL}	45	15	—	ns
	10		30	10	—	
	15		24	8	—	
Low Level Minimum R_n Pulse Width	5	t_{WRL}	45	15	—	ns
	10		30	10	—	
	15		24	8	—	
Input Capacitance		C_i	—	—	7.5	pF

● Dynamic Signal Waveforms



Item	S	R	S.W.	O
t_{PHZ}	V_{DD}	V_{SS}	V_{SS}	A
t_{PLZ}	V_{SS}	V_{DD}	V_{DD}	B
t_{PZH}	V_{DD}	V_{SS}	V_{SS}	A
t_{PZL}	V_{SS}	V_{DD}	V_{DD}	B

