									REVIS	SIONS											3
LTR					1	DESC	RIPTIC	NC					(DATE	(YR-MC	-DA)		APF	PROVE	D	1
																					1
																	. :	: 4	· \$1. [14- 4])	· 一面 1988年	***
																			m i grae.	a, fára.	***
REV																					
SHEET																					
REV																					
SHEET	15	16	17	18	19	20	21	22	23	24											
REV STATU				RE\	/																
OF SHEETS	•			SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14	
PMIC N/A					PARED						DI	EFEN			ONIC: N, OHI		PLY C	ENTE	ER		
STA MICRO	CIR	CUI	Т		CKED nas M.					-					4, OH				.		
THIS DRAWI	JSE BY	VAILA ALL	BLE		ROVEI	D BY Poelking	9			MICROCIRCUIT, DIGITAL, RADIATION HARDI CMOS STATIC CLOCK CONTROLLER/GENEI MONOLITHIC SILICON			ARDE	NED RATOF	₹,						
DEPA AND AGE DEPARTME		OF THE		DRA	WING	APPR(96-0	DVAL [01-05	DATE		SIZE	<u> </u>	CAG	SE COI	DE.			262	05	820		1
AMSO	N/A			REV	ISION	LEVEL					4	6	726	8			JUZ'	- J J	0 2 0		
										SHE	ET	1		OF	24	4					
DESC EOPM 10	-			<u> </u>	-					1											ı

DESC FORM 193

JUL 94


<u>DISTRIBUTION STATEMENT A.</u> Approved for public release; distribution is unlimited.

5962-E262-96

== 9004708 0018189 009 **==**

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RMA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type

Generic number

Circuit function

01

82C85RH

Radiation Hardened, CHOS static clock controller/generator

计传统机

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

M

Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883

Q or V

Certification and qualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u> Ierminals</u>	Package style
X	CD I P 2 - T 2 4	24	Dual-in-line package
1	CD F P 4 - F 2 4	24	Flat package

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95820
		REVISION LEVEL	SHEET 2

DESC FORM 193A JUL 94

= 9004708 0018190 820 **=**

1.3 Absolute maximum ratings. 1/ Supply voltage (VDD) - - - - - - -+6.5 V dc Input, output or I/O voltage range GND-0.3 V dc to V_{DD} +0.3 V dc -65°C to +150°C Junction temperature (T_J) +175°C Lead temperature (soldering 10 seconds) (T_S) - - - - - - - - -+300 °C Thermal resistance junction-to-case (θ_{JC}) : Case outline X ------12°C/W 2.1. A 46.45 (1995) 10°C/W Thermal resistance junction-to-ambient (θ_{JA}): 52°C/W Case outline X 70°C/W Maximum package power dissipation at T_A = +125°C (P_D) 2/: Case outline J 0.96 W Case outline X 0.71 W 1.4 <u>Recommended operating conditions</u>. Operating supply voltage range (V_{DD}) - - - -4.5 V dc to +5.5 V dc -55°C to +125°C 0 V dc to +0.8 V dc 3.5 V dc to V_{DD} 3.5 V dc to VDD Radiation features > 100 kRads(SI) > 10⁸ RAD(SI)/sec <u>3</u>/ Transient upset -------4/ 2. APPLICABLE DOCUMENTS 2.1 <u>Government specification, standards, bulletin, and handbook</u>. Unless otherwise specified, the following specification, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein. SPECIFICATION MILITARY MIL-I-38535 - Integrated Circuits, Manufacturing, General Specification for. **STANDARDS** MILITARY MIL-STD-883 - Test Methods and Procedures for Microelectronics. MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines. BULLETIN MILITARY MIL-BUL-103 - List of Standardized Military Drawings (SMD's). HANDBOOK MILITARY MIL-HDBK-780 - Standardized Military Drawings. (Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.) Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. If device power exceeds package dissipation capability provide heat sinking or derate linearly (derating is basedon Θ_{JA}) at a rate of 19.2mW/°C for case J, 14.3mW/°C for Case X. Guaranteed by design or process but not tested. Value to be added when testing completed. SIZE **STANDARD** Α 5962-95820 MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444 3 DESC FORM 193A

13699

JUL94 ■ 9004708 0018191 767 ■

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.

- 3.2 <u>Design. construction. and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein.
 - 3.2.2 <u>Ierminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Block diagram. The block diagram shall be as specified on figure 2.
 - 3.2.4 <u>Timing waveforms</u>. The timing waveforms shall be as specified on figure 3.
- 3.2.5 Radiation exposure circuit. The radiation exposure circuit shall be as specified on figure 4.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-I-38535, appendix A).

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE

A

SIZE

A

FEVISION LEVEL
SHEET
4

Test	Symbol	Conditions -55°C ≤ T _A ≤ +125°C	Group A subgroups	Device type	Limits		Unit
		unless otherwise specified 1/		-/	Min	Max	enama a gapi ja izenja je igi njim in
CLK or CLK50 output high voltage	VOH	V _{DD} = 4.5 V, I _O = -5.0 mA, V _{IN} = 0 V or 4.5 V	1,2,3	ALL	V _{DD} -0.4		v
Output high voltage	VOH	V _{DD} = 4.5 V, I _O = -2.5 mA, V _{IN} = 0 V or 4.5 V	1,2,3	ALL	V _{DD} -0.4		٧
Output low voltage	V _{OL}	V _{DD} = 4.5 V, I _O = 5.0 mA, V _{IN} = 0 V or 4.5 V	1,2,3	All		0.4	٧
Input leakage current	1 _{IL} or	V _{DD} = 5.5 V, V _{IN} = 0 V or 5.5 V, Input pins except: 11 to 15, 21,23	1,2,3	ALL	-1.0	+1.0	μΑ
Bus hold high leakage current <u>2</u> /	^I внн	V _{DD} = 4.5 V, 5.5 V, V _{IN} = 3.0 V, Pins: 11 to 15, 21	1,2,3	All	-200	-20	μΑ
Standby power supply current	IDDSB	V _{DD} = 5.5 V, V _{IN} = GND or V _{DD} , I _O = 0 mA	1,2,3	ALL		100	μΑ
Operating power supply current	I _{DDOP}	V _{DD} = 5.5 V, V _{IN} = GND or V _{DD} , I _O = 0 mA, Crystal Frequency = 15 MHz	1,2,3	ALL		80	mA
RESET input hysteresis 3/	(+)V _T	V _{DD} = 4.5 V and 5.5 V	1,2,3	ALL	0.25		v
Input capacitance	CIN	f = 1 MHz V _{DD} = Open See 4.4.1c	4	ALL		5	pF
Output capacitance	COUT	See 4.4.1c	4	All		15	pF
Functional tests		See 4.4.1b V _{DD} = 4.5 V, 5.5 V, V _{IN} = GND or V _{DD} , f = 1MHz	. 7,8	All			
Noise immunity functional test		See 4.4.1b V _{DD} = 5.5 V, V _{IN} = GND or 3.5 V and V _{DD} = 4.5 V, V _{IN} = 0.8 V or V _{DD}	7,8	All			

See footnotes at end of table

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95820
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

DESC FORM 193A JUL 94

■ 9004708 0018193 53T ■

Test		Symbol Conditions -55°C ≤ T _A ≤ +125°C unless otherwise specified		Group A subgroups	Device type		Limits	Unit
		unless otherwise	specified	cified		Hin	Max	-
TIMING REQUIREMENTS								
External frequency high time	^t EHEL	90% to 90%VIN See figure 3, V _{DD}	= 4.5 V	9,10,11	ALL	25		ns
External frequency low time	^t ELEH	10% to 10%V _{IN} See figure 3, V _{DD}	= 4.5 V	9,10,11	ALL	25		ns
RES or START valid to CLK low 3/	^t start	V _{DD} = 4.5 V and 5. See figure 3	5 V	9,10,11	ALL	2T _{ELEL}		ns
STOP command valid to CLK high 3/	t _{STOP}	V _{DD} = 4.5 V and 5.9 See figure 3	5 v	9,10,11	ALL	2T _{CLCL}	3Т _{СНСН}	ns
EFI or crystal period	t _{ELEL}	See figure 3, V _{DD} =	= 4.5 V	9,10,11	ALL	65		ns
External frequency input duty cycle	^t EFIDC			9,10,11	All	45	55	x
Crystal frequency	f			9,10,11	ALL	2.4	15	MHz
RDY1, RDY2 active setup to CLK		ASYNC = high See figure 3, V _{DD} =	4.5 V	9,10,11	All	55		ns
RDY1, RDY2 active setup to CLK		ASYNC = Low See figure 3, V _{DD} =	4.5 V	9,10,11	ALL	55		ns
DY1, RDY2 inactive setup to CLK	^t R1VCL	See figure 3, V _{DD} =	4.5 V	9,10,11	ALL	55		ns
DY1, RDY2 hold to CLK	t _{CLR1X}	See figure 3, V _{DD} =	4.5 V	9,10,11	All	0		ns
SYNC setup to CLK	tayvcl S	See figure 3, V _{DD} =	4.5 V	9,10,11	ALL	84		ns
SYNC hold to CLK	t _{CLAYX}	See figure 3, V _{DD} =	4.5 V	9,10,11	All	0		ns
EN1 AEN2 setup to RDY1, RDY2	ta1vr1v	See figure 3, V _{DD} =	4.5 V	9,10,11	ALL	25		ns
EN1 AEN2 hold to CLK	t _{CLA1X}	See figure 3, V _{DD} =	4.5 V	9,10,11	ALL	0		ns
ee footnotes at end of table.								
STAND MICROCIRCUI	T DRAWIN	G	SIZE A				596	62-95820
DEFENSE ELECTRONIC DAYTON, OF	CS SUPPL	Y CENTER		REVI	SION LE	√EL	SHEE	Т

9004708 0018194 476

Test	Symbol	Conditions -55°C ≤ T _A ≤ +1	25°C	Group A subgroup	Device s type	Li	mits	Unit
		unless otherwise sp	ecified	ified		Min	Max	
TIMING REQUIREMENTS - CONTING	JED.							
CSYNC setup to EFI	tyHEH	See figure 3, V _{DD} =	4.5 V	9,10,11	ALL	17		ns
CSYNC hold to EFI	tYHEL	See figure 3, V _{DD} =	4.5 V	9,10,11	All	17		ns
CSYNC pulse width	tyHYL	See figure 3, V _{DD} =	4.5 V	9,10,11	ALL	² TELEL		ns
RES setup to CLK	t _{I1HCL}	See figure 3, V _{DD} = 4	4.5 V <u>5</u> /	9,10,11	All	105		ns
SO, S1,S2/STOP setup to CLK	tsvcH	See figure 3, V _{DD} = 4	4.5 V	9,10,11	ALL	55		ns
SO, S1, S2/STOP hold to CLK	^t CHSX	See figure 3, V _{DD} = 4	4.5 V	9,10,11	ALL	55		ns
RES START setup to CLK	^t rsvch	See figure 3, V _{DD} = 4	.5 v <u>5</u> /	9,10,11	ALL	105		ns
RES (Low) or START (High) pulse width	^t SHSL	See figure 3, V _{DD} = 4	.5 V	9,10,11	ALL	^{2/3t} cLCL		ns
SLO/FST setup to PCLK	^t SFPC	See figure 3, V _{DD} = 4	.5 v <u>5</u> /	9,10,11	ALL	^t EHEL+170		ns
TIMING RESPONSES					•			
CLK/CLK50 cycle period	^t CLCL	See figure 3, V _{DD} = 4	5 V	9,10,11	ALL	200		ns
CLK HIGH time	tCHCL	See figure 3, V _{DD} = 4	1.5 V	9,10,11	All	(1/3t _{CLCL}) +3		ns
CLK LOW	tCLCH	See figure 3, V _{DD} = 4	4.5 V	9,10,11	All	(2/3t _{CLCL)}		ns
CLK50 HIGH time	t _{5CHCL}	See figure 3, V _{DD} = 4	4.5 V	9,10,11	All	(1/2t _{CLCL}) -7.5		ns
CLK50 LOW time	t _{5CLCH}	See figure 3, V _{DD} =	4.5 V	9,10,11	All	(1/2t _{CLCL)}		ns
PCLK HIGH time	^t PHPL	See figure 3, V _{DD} =	4.5 V	9,10,11	ALL	t _{CLCL-20}		ns
PCLK LOW time	t _{PLPH}	See figure 3, V _{DD} =	4.5 V	9,10,11	ALL	t _{CLCL-20}		ns
See footnotes at end of table	e.							
	DARD JIT DRAW	ing	SIZE A				5962	-95820
MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444				R	EVISION L	EVEL	SHEET	7

■ 9004708 0018195 302 **■**

	TABLE I.	Electrical performa	nce charac	teristics	- Continue	d.	·	
Test	Symbol	Condition	ns	Group A	Device	T	imits	Unit
		-55°C < TA < + unless otherwise s 1/	specified		,,,,,	Min	Max	_
TIMING RESPONSES CONTINUED.					•			
Ready inactive to CLK	†RYLCL	See figure 3, V _{DD}	= 4.5 V <u>6</u> /	9,10,11	All	-8		ns
Ready active to CLK	^t RYHCH	See figure 3, V _{DD} =	4.5 V 5/	9,10,11	ALL	2/3(t _{CLCL)}		ns
CLK to reset delay	t _{CL1L}	See figure 3, V _{DD} =	4.5 V	9,10,11	ALL		65	ns
CLK to PCLK HIGH delay	t _{CLPH}	See figure 3, V _{DD} =	4.5 V	9,10,11	ALL		40	ns
CLK to PCLK LOW delay	^t CLPL	See figure 3, V _{DD} =	4.5 V	9,10,11	All		40	ns
OSC to CLK HIGH delay	^t onch	See figure 3, V _{DD} =	4.5 V	9,10,11	ALL	-5	60	ns
OSC to CLK LOW delay	^t ohcl	See figure 3, V _{DD} =	4.5 V	9,10,11	All	2	70	ns
OSC LOW to CLK50 HIGH delay	^t olch	See figure 3, V _{DD} =	4.5 V	9,10,11	ALL	-5	60	ns
CLK LOW to CLK50 LOW skew	t _{CLC50L}	See figure 3, V _{DD} =	4.5 V	9,10,11	ALL		10	ns
CLK/CLK50 rise time 3/	tCH1CH2	See figure 3 V _{DD} = 4.5 V and 5.5 1.0 V to 3.5 V	٧,	9,10,11	ALL		15	ns
CLK/CLK50 fall time 3/	tCL1CL2	See figure 3 V _{DD} = 4.5 V and 5.5 3.5 V to 1.0 V	ν,	9,10,11	ALL		15	ns
Output rise time (except CLK) 3/	1 torou l	See figure 3 V _{DD} = 4.5 V and 5.5 0.8 V to 2.0 V	٧,	9,10,11	All		25	ns
Output fall time (except CLK) 3/	^t OHOL	See figure 3 V _{DD} = 4.5 V and 5.5 2.0 V to 0.8 V	٧,	9,10,11	All		25	ns
Start/reset valid to CLK Low 3/	tost	See figure 3 V _{DD} = 4.5 V and 5.5 4/	V (TYP)	9,10,11	All		3	ms
RESET output time high 3/	t _{RST}	See figure 3 V _{DD} = 4.5 V and 5.5	v	9,10,11	All	16(t _{CLCL})		ms
See footnotes on next page.			.~					
STAN MICROCIRCU	DARD	NG	SIZE A				5962-	95820
DEFENSE ELECTRON DAYTON, C	ICS SUPP	LY CENTER		RE	VISION LE	EVEL	SHEET 8	.

TABLE 1. <u>Electrical performance characteristics</u> - Continued.

1967

- 1/ Devices supplied to this drawing will meet all levels M, D, L, and R of irradiation. However, this device is only tested at the 'R' level. Pre and Post irradiation values are identical unless otherwise specified in Table I. When performing post irradiation electrical measurements for any RHA level, $T_A = +25^{\circ}\text{C}$. All measurements referenced to ground.
- $2\prime$ $\rm I_{BHH}$ should be measured after raising $\rm V_{IN}$ to $\rm V_{DD}$ and then lowering to 3.0 V.
- The parameters listed in the table are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design release and upon design changes which would affect these characteristics.
- 4/ Oscillator start-up time depends on several factors including crystal frequency, crystal manufacturer, capacitive load, temperature, power supply voltage, ect. This parameter is given for information only.
- 5/ Applied only to T3, TW states.
- Applied only to 72 states.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A		5962-95820
	REVISION LEVEL	SHEET 9

DESC FORM 193A

JUL 94


9004708 0018197 185

Device type		01	
Case outlines		J and X	
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	CSYNC	13	so
2	PCLK	14	S1
3	A E N 1	15	S 2/S T O P
4	RDY1	16	RESET
5	READY	17	RES
6	RDY2	18	osc
7	AEN2	19	F/C
8	CLK	20	ER
9	GND	21	ASYNC
10	CLK50	22	X2
11	START	23	X1
12	S L O/FST	24	v _{DD}

FIGURE 1. <u>Ierminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95820
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 10


9004708 0018198 011 📟





25

JUL 94


9004708 0018199 T58 📟








1004100 0010505 211



= 9004708 0018203 209 =


15



VDD R SEE MOTES 1 AND 2 FROM OUTPUTOUNDER TEST SEE NOTE 4 NOTES: 1. R = 370 Ω at V = 2.25 for CLK and CLK50 outputs. 2. R = 494 Ω at V = 2.87 for all other outputs. C_L = 50 pF.
 C_L includes probe and jig capacitance. FIGURE 3. <u>Timing waveforms and load circuit</u> - Continued. SIZE **STANDARD** Α 5962-95820 MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444 17

DESC FORM 193A JUL 94

9004708 0018205 081 🗰



4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125$ °C, minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with NIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535 or as modified in the device manufacturers approved Quality Management (QM) plan.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535, or as modified in the QM plan, including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the functionality of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. Subgroup 4 (C_{IN} and C_{OUT} measurement) shall be measured only for the initial qualification and after process or design changes which may affect capacitance. A minimum sample size of 5 devices with zero rejects shall be required.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95820
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 19

DESC FORM 193A JUL 94

9004708 0018207 954

TABLE IIA. <u>Electrical test requirements</u>.

Programme and September 1

Test requirements	Subgroups (in accordance with MIL-STD-883, IM 5005, table I)	Subgroups (in accordance with MIL-I-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1,7,9	1,7,9	1,7,9
Final electrical parameters (see 4.2)	1,2,3,7,8,9, <u>1</u> /	1,2,3,7,8, <u>1</u> / 9,10,11	1,2,3,7,8, <u>2</u> / 9,10,11 <u>3</u> /
Group A test requirements (see 4.4)	1,2,3,4,7,8,9,10,11	1,2,3,4,7,8,9, 9,10,11	1,2,3,4,7,8, 9,10,11
Group C end-point electrical parameters (see 4.4)	1,2,3,7,8,9 10,11	1,2,3,7,8,9 10,11	1,2,3,7,8,9 10,11 <u>3</u> /
Group D end-point electrical parameters (see 4.4)	1,7,9	1,7,9	1,7,9
Group E end-point electrical parameters (see 4.4)	1,7,9	1,7,9	1,7,9

^{1/} PDA applies to subgroup 1 and 7.

TABLE IIB. Burn-in delta parameters (+25*).

Parameter	Symbol	Delta limits
Standby power supply current	Iccsb	±20 μA
Input leakage current	IIH, IIL	±200 nA
Low level output voltage	v _{oL}	±80 mV
High level output voltage	v _{oh}	±150 mV

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- b. $T_A = +125$ °C, minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95820
		REVISION LEVEL	SHEET 20

^{2/} PDA applies to subgroups 1, 7 and delta's.
3/ Delta limits as specified in table IIB herein shall be required where specified and the Delta values shall be completed with reference to the zero hour electrical parameters.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test Juration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-I-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.

. Cate

- 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in that IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes M, Q and V shall be as specified in MIL-I-38535. End-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019 and as specified herein.
- 4.4.4.1.1 <u>Accelerated aging test</u>. Accelerated aging tests shall be performed on all devices requiring a RHA level greater than 5k rads(Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limit at 25°C ±5°C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Dose rate induced latchup testing</u>. Dose rate induced latchup testing shall be performed in accordance with test method 1020 of MIL-STD-883 and as specified herein (See 1.4). Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may effect the RHA capability of the process.
- 4.4.4.3 <u>Single event phenomena (SEP)</u>. SEP testing shall be required on class V devices (See 1.4). SEP testing shall be performed on a technology process on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. The recommended test conditions for SEP are as follows:
 - a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. 0° ≼ angle ≤ 60°). No shadowing of the ion beam due to fixturing or package related effects is allowed.
 - b. The fluence shall be ≥ 100 errors or $\ge 10^6$ ions/cm².
 - c. The flux shall be between 10^2 and 10^5 ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
 - d. The particle range shall be \ge 20 microns in silicon.
 - e. The test temperature shall be +25°C and the maximum rated operating temperature ±10°C.
 - f. Bias conditions shall be defined by the manufacturer for latchup measurements.
 - g. Test four devices with zero failures.
- 4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit V_{SS} terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95820
		REVISION LEVEL	SHEET 21

- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD form 1692, Engineering Change Proposal.
- 6.3 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone directed to DESC-EC, Dayton, Ohio 45444-5270, or
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535 and MIL-STD-1331 and as follows:

Pin symbol	<u>Ivpe</u>	Description
X1 X2	1 O	CRYSTAL CONNECTIONS: X1 and X2 are the are the crystal oscillator connections. The crystal frequency must be three times the maximum desired processor clock frequency. X1 is the oscillator circuit input and X2 is the output of the oscillator circuit.
EMI	1	EXTERNAL FREQUENCY IN: When F/C is HIGH, CLK is generated from the EFI input signal. This input signal should be a square wave with a frequency of three times the maximum desired CLK output frequency.
F/C	I	FREQUENCY/CRYSTAL SELECT: F/C selects either the crystal oscillator or the EFI input as the main frequency source. When F/C is LOW,—the device clocks are derived from the crystal oscillator circuit. When F/C is HIGH, CLK is generated from the EFI input. F/C cannot be dynamically switched during normal operation.
START	I	A low-to-high transition on START will restart the CLK, CLK50, and PCLK outputs after the appropriate restart sequence is completed.
		When in the crystal mode (F/C LOW) with the oscillator stopped, the oscillator will be restarted when a Start command is received. The CLK, CLK50, and PCLK outputs will start after the oscillator input signal (X1) reaches the Schmitt trigger input threshold and an 8 k internal counter reaches terminal count. If F/C is HIGH (EFI mode), CLK, CLK50, and PCLK will restart within 3 EFI cycles after START is recognized.
		The device will restart in the same mode (\$LO/FST) in which it stopped, A high level on START disables the STOP mode.
\$0 \$1 \$ 2/\$ T O P	I I I	S 2 / S T O P, S1, S0 are used to stop the device clock outputs (CLK, CLK50, PCLK) and are sampled by the rising edge of CLK. CLK, CLK50, and PCLK are stopped by S 2 / S T O P, S1, S0 being in the LHH state on the low-to-high transition of CLK. This LHH state must follow a passive HHH state occurring on the previous low-to-high CLK transition. CLK and CLK50 stop in the high state. PCLK stops in it's current state (high or low).
		When in the crystal mode (F/C) low and a STOP command is issued, the device oscillator will stop along with the CLK, CLK50, and PCLK outputs. When in the EFI mode only the CLK, CLK50, and PCLK outputs will be halted. The oscillator circuit if operational, will continued to run. The oscillator and/or clock_is restarted by the START input signal going true (HIGH) or the reset input (RES) going low.
S L O/FST	I	SLO/FST is a level-triggered input. When HIGH, the CLK and CLK50 outputs run at the maximum frequency (crystal or EFI frequency divided by 3). When LOW, CLK, and CLK50 frequencies are equal to the crystal or EFI frequency divided by 768. SLO/FST mode changes are internally synchronized to eliminate glitches on the CLK and CLK50, START, and STOP control of the oscillator or EFI is available in either the SLOW or FAST frequency modes.
		The SLO/FST input must be held LOW for at least 195 OSC/EFI clock cycles before it will be recognized. This eliminates unwanted_frequency changes which could be caused by glitches or noise transients. The SLO/FST input must be held HIGH for at least 6 OSC/EFI clock pulses to guarantee a transition to FAST mode operation.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-95820
	REVISION LEVEL	SHEET 22

 $\gamma' + \gamma > \gamma > \chi_{\mathcal{R}}$

(1) (1) (2) (2)

Pin symbol	<u>Iype</u>	<u>Description</u> - Continued.			
CLK	o	PROCESSOR CLOCK: CLK is the clock output used by the device processor and other peripheral devices. When SLO/FST is high, CLK has an output frequency which is equal to the crystal or EFI input frequency divided by three. When SLO/FST is low, CLK has an output frequency which is equal to the crystal or EFI input frequency divided by 768. CLK has a 33% duty cycle.			
CLK50	O	50% DUTY CYCLE CLOCK: CLK50 is an auxiliary click with a 50 percent duty cycle and is synchronized to the falling edge of CLK. When \$10/F87 is high, CLK50 has an output frequency which is equal to the crystal or EFI input frequency divided by 3. When \$10/F87 is low, CLK50 has an output frequency equal to the crystal or EFI input frequency divided by 768.			
PCLK	0	PERIPHERAL CLOCK: PCLK is a peripheral clock signal whose output frequency is equal to the crystal or EFI input frequency divided by six and has a 50 percent duty cycle. PCLK frequency is unaffected by the state of the \$1.0/FST input.			
osc	0	OSCILLATOR OUTPUT: OSC is the output of the internal oscillator circuitry. Its frequency is equal to that of the crystal oscillator circuit. OSC is unaffected by the state of the SLO/FST input.			circuitry. Its
		the_OSC output will sto	op in the HIGH st ator (if operati	(F/C LOW) and a STOP commutate. When the device is onal) will continue to run	in the EFI mode
RES	1	RESET IN: RES is an active LOW signal which is used to generate RESET. The device provides a Schwitt trigger input so that an RC connection can be used to establish the power-up reset of proper duration. RES starts crystal oscillator operation.			
RESET	0	RESET: RESET is an active HIGH signal which is used to reset the device processor. Its timing characteristics are determined by R.E.S. RESET is guaranteed to be HIGH for a minimum of 16 CLK pulses after the rising edge of R.E.S.			
CSYNC	I	devices to be synchroni is HIGH, the internal c HIGH state. When CSYNC	zed to provide mounters are reserted in the contract of the co	rive HIGH signal which all nultiple in-phase clock sig- et and force CLK, CLK50, and ternal counters are allowed c. CSYNC must be external	gnals. When CSYNC nd PCLK into a d to count and the
AEN1 AEN2	1	respective Bus Ready Si	gnal (RDY1 or RD EN signal input	signal. A.F.N serves to Y2). A.F.N.1 validates RD s are useful in system con i-Master System Buses.	Y1 while AEN2
RDY1 RDY2	I	BUS READY: (Transfer complete). RDY is an active HIGH signal which is an indication from a device located on the system data bus that data has been received, or is available. RDY1 is qualified by AEN1 and RDY2 is qualified by AEN2.			
ASYNC	Ĭ	READY SYNCHRONIZATION SELECT: A S Y N C is an input which defines the synchronization mode of the READY logic. When A S Y N C is LOW, two stages of READY synchronization are provided. When A S Y N C is left open or HIGH a single stage of READY synchronization is provided.			
READY	0	READY: READY is an act may conclude a pending		which is used to inform t	he device that it
GND	1	Ground.			
v _{DD}		+5 V power supply.			
		10	SIZE		
STANDARD MICROCIRCUIT DRAWING		Α		5962-95820	
DEFENS	DAYTON, O	ICS SUPPLY CENTER PHIO 45444		REVISION LEVEL	SHEET 23

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document <u>listing</u>
New MIL-H-38534 Standard Microcircuit Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standard Microcircuit Drawings	5962-XXXXXZZ(Q or V)YY	QML - 38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standard	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

6.7 Sources of supply.

- 6.7.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.
- 6.8 <u>Additional information</u>. A copy of the following additional data shall be maintained and available from the device manufacturer:
 - a. RHA upset levels.
 - b. Test conditions (SEP).
 - c. Number of upsets (SEP).
 - d. Number of transients (SEP).
 - e. Occurrence of latchup (SEP).

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95820
		REVISION LEVEL	SHEET 24

DESC FORM 193A JUL 94

9004708 0018212 211 📟

59155

 $\hat{\mathbf{x}}_{i}^{(t)} = \mathbf{x}_{i}^{(t)} \cdot \hat{\mathbf{x}}_{i}^{(t)}$