

## 16-bit 30 Ω terminated buffer/line driver; 3-state

74ALVC16244-1

## FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with JEDEC standard no.8-1A
- CMOS low power consumption
- Multibyte™ flow-through standard pin-out architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- All data inputs have bushold
- Integrated 30Ω termination resistor

## DESCRIPTION

The 74ALVC16244-1 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

The 74ALVC16244-1 is a 16-bit non-inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs  $\bar{1OE}$  and  $\bar{2OE}$ . A HIGH on  $nOE$  causes the outputs to assume a high impedance OFF-state. The ALVC16244-1 is designed with 30 Ω series resistors in both HIGH and LOW output states.

## FUNCTION TABLE

INPUTS		OUTPUT
$nOE$	$nA_n$	$nY_n$
L	L	L
L	H	H
H	X	Z

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

## QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25^\circ\text{C}$ ;  $t_l = t_h = 2.5 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
$t_{PHL}/t_{PLH}$	propagation delay $1A_n$ to $1Y_n$ ; $2A_n$ to $2Y_n$	$C_L = 15 \text{ pF}$ $V_{cc} = 3.3 \text{ V}$	2.1	ns
$C_i$	input capacitance		3.0	pF
$C_{PD}$	power dissipation capacitance per buffer	notes 1 and 2	30	pF

## Notes to the quick reference data

- $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ )  

$$P_D = C_{PD} \times V_{cc}^2 \times f_i + \sum (C_L \times V_{cc}^2 \times f_o)$$
 where:  
 $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  
 $f_o$  = output frequency in MHz;  $V_{cc}$  = supply voltage in V;  
 $\sum (C_L \times V_{cc}^2 \times f_o)$  = sum of the outputs.
- The condition is  $V_i = \text{GND}$  to  $V_{cc}$

## ORDERING INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74ALVC16244-1DL	48	SSOP48	plastic	SSOP48/SOT370
74ALVC16244-1DGG	48	TSSOP48	plastic	TSSOP48/SOT362

## PINNING

PIN NO.	SYMBOL	NAME AND FUNCTION
1	$\bar{1OE}$	'1' output enable input (active LOW)
2, 3, 5, 6	$1Y_0$ to $1Y_3$	'1Y' data outputs
4, 10, 15, 21, 28, 34, 39, 45	GND	ground (0 V)
7, 18, 31, 42	$V_{cc}$	positive supply voltage
8, 9, 11, 12	$2Y_0$ to $2Y_3$	'2Y' data outputs
13, 14, 16, 17	$3Y_0$ to $3Y_3$	'3Y' data outputs
19, 20, 22, 23	$4Y_0$ to $4Y_3$	'4Y' data outputs
24	$\bar{4OE}$	'4' output enable input (active LOW)
25	$\bar{3OE}$	'3' output enable input (active LOW)
30, 29, 27, 26	$4A_0$ to $4A_3$	'4A' data inputs
36, 35, 33, 32	$3A_0$ to $3A_3$	'3A' data inputs
41, 40, 38, 37	$2A_0$ to $2A_3$	'2A' data inputs
47, 46, 44, 43	$1A_0$ to $1A_3$	'1A' data inputs
48	$\bar{2OE}$	'2' output enable input (active LOW)

**16-bit 30 Ω terminated buffer/line  
driver; 3-state**

**74ALVC16244-1**




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC logic symbol.




Fig.4 Bushold circuit.

**DC CHARACTERISTICS FOR 74ALVC244-1**

For the DC characteristics see chapter "ALVC family characteristics", section "Family specifications".

**AC CHARACTERISTICS FOR 74ALVC244-1**GND = 0 V;  $t_r = t_f = 2.5$  ns;  $C_L = 50$  pF

SYMBOL	PARAMETER	$T_{amb}$ ( $^{\circ}$ C) -40 to +85			UNIT	TEST CONDITIONS	
		MIN.	TYP.	MAX.		$V_{cc}$ (V)	WAVEFORMS
$t_{PHL}/t_{PLH}$	propagation delay 1A <sub>n</sub> to 1Y <sub>n</sub> ; 2A <sub>n</sub> to 2Y <sub>n</sub>	- - -	16 - 2.3*	- 4.0 3.6	ns	1.2 2.7 3.0 to 3.6	Fig. 5
$t_{PZH}/t_{PZL}$	3-state output enable time 1OE to 1Y <sub>n</sub> ; 2OE to 2Y <sub>n</sub>	- - -	- - -	- 5.0 4.7	ns	1.2 2.7 3.0 to 3.6	Fig. 6
$t_{PHZ}/t_{PLZ}$	3-state output disable time 1OE to 1Y <sub>n</sub> ; 2OE to 2Y <sub>n</sub>	- - -	- - -	- 5.2 5.0	ns	1.2 2.7 3.0 to 3.6	Fig. 6

Notes: All typical values are measured at  $T_{amb} = 25$   $^{\circ}$ C.\* Typical values are measured at  $V_{cc} = 3.3$  V.

# 16-bit 30 Ω terminated buffer/line driver; 3-state

74ALVC16244-1

## AC WAVEFORMS




Fig.4 Waveforms showing the input ( $A_n$ ) to output ( $Y_n$ ) propagation delay times.




Fig.5 Waveforms showing the 3-state enable and disable times.




Fig.6 Load circuitry for switching times.

- Notes:
- (1)  $V_M = 0.5 \cdot V_{CC}$  at  $V_{CC} < 2.7 \text{ V}$   
 $V_M = 1.5 \text{ V}$  at  $V_{CC} \geq 2.7 \text{ V}$
  - (2)  $V_x = V_{OL} + 0.3 \text{ V}$  at  $V_{CC} \geq 2.7 \text{ V}$   
 $V_x = V_{OL} + 0.1 \cdot V_{CC}$  at  $V_{CC} < 2.7 \text{ V}$
  - (3)  $V_y = V_{OH} - 0.3 \text{ V}$  at  $V_{CC} \geq 2.7 \text{ V}$   
 $V_y = V_{OH} - 0.1 \cdot V_{CC}$  at  $V_{CC} < 2.7 \text{ V}$
  - (4)  $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.