

# 256K x 4 Monolithic VideoRAM

### MVM4256K/T/V-10/12/15


Issue 3.1: November 1991

# 262,144 x 4 CMOS High Speed Video Dynamic RAM

#### **Features**

RAM Access Time of 100,120,150 ns
SAM Access Time of 35,40, 50ns
5 Volt Supply ± 5%
512 Refresh Cycles (8 ms)
CAS before RAS Refresh
RAS only Refresh
Hidden Refresh
Fast Page Mode Capability
Directly TTL Compatible
May Be Processed to MIL-STD-883B RevC

# **Block Diagram**



#### Pin Definition Package Types: 'K','T','V' GND 28 SC SI/O3 þ 27 SI/00 2 SVO2 26 3 SI/01 SE 25 DT/OE 4 1/03 5 24 1/00 1/02 23 6 1/01 22 NC WE 7 CAS 8 21 NC 20 NC RAS 9 $\Box$ 19 A0 10 **A8** A1 18 11 A6 $\Box$ 12 17 **A2 A5** АЗ 16 13 Α4 15 **A7** 14 Vcc

### **Pin Functions**

A0-A8	Address Inputs
I/O0-3	RAM Data Input/Output
SI/O0-3	SAM Data Input/output
RAS	Row Address Strobe
CAS	Column Address Strobe
DT/OE	Data Transfer/Output Enable
WE	Read/Write Input
SC	Serial Clock
SE	SAM Enable
$v_{cc}$	Power (+5V)
GÑD	Ground
NC	No Connect

<b>D</b> I	Dataila
Package	Details

Pin Count	Description	Package Type	Material	Pinout
28	400 mil Dual-in-Line(DIP)	К	Ceramic	JEDEC
28	300 mil Dual-in-Line(DIP)	Т	Ceramic	JEDEC
28	100 mil Vertical-in-Line(VIL)	<b>V</b>	Ceramic	JEDEC

Package Dimensions and details on page 22.

VIL is a trademark of Mosaic Semiconductor Inc., Patent Number D316251

### **Operation of RAM Port**

**RAM Read Cycle** 

(DT/OE high, CAS high, at the falling edge of RAS)

At the falling edge of RAS the row address is entered and at the falling edge of CAS the column address is entered. When WE is high, DT/OE is low, and CAS is low, data from the selected address is output onto the I/O pin. At the falling edge of RAS, DT/OE and CAS go high. t<sub>M</sub> and t<sub>RMD</sub> timings are added to enable high speed page mode.

**RAM Write Cycle** 

(DT/OE high, CAS high, at the falling edge of RAS) Normal Mode:

(WE high at the falling edge of RAS)

A write cycle is executed when CAS and WE are set low after RAS is set low. Once all 4 I/Os are written, WE should be high at the falling edge of RAS to change to mask write mode.

An early write cycle occurs when WE is set low before the falling edge of CAS. At the CAS falling edge, data is entered. VO is in high impedance.

A delayed write cycle occurs when WE is set low after the falling edge of CAS. Data is input at the falling edge of WE. Data should be entered when OE is high because I/O does not become high impedance.

A read-modify-write cycle occurs when WE is set low after the falling edge of CAS and after t<sub>cwo</sub>(min) and t<sub>Awo</sub>(min). This cycle allows a write operation after a read operation in the same address cycle. To avoid I/O contention, data should be input after a read and OE set high. Mask Write Mode:

(WE low at the falling edge of RAS)

This cycle allows data to be written only to selected I/O. The I/O level (mask data) at the falling edge of RAS determines whether or not I/O is written. The data is written in high I/O pins and masked in low I/O pins. Internal data is preserved and masked data is available during the RAS cycle.

High Speed Page Mode Cycle

(DT/OE high, CAS high, at the falling edge of RAS)

During this cycle, the device can read or write the data of the same row address by toggling CAS with RAS low. This page mode cycle time is one third of the random read/write cycle time. Because this device is based on a static column mode, t<sub>M</sub>, t<sub>RAD</sub>, and t<sub>ACP</sub> have been added. 512-word memory cells can be accessed in one RAS cycle. Access frequency must be specified within t<sub>RAS</sub> max.

#### **Transfer Cycles**

The data transfer cycles available in this device are the read transfer, the pseudo transfer, and the write transfer cycles. They are enabled by driving  $\overline{DT/OE}$  low after the falling edge of  $\overline{AAS}$ . These cycles can determine the first SAM address to access after transferring at the column address.  $\overline{CAS}$  does not need to be set and the SAM start address can be latched internally, as long as this SAM address is not changed.

Read Transfer Cycle

(CAS high, DT/OE low, WE high, at the falling edge of RAS)
During this cycle, the row address data is transferred synchronously at the rising edge of DT/OE. After this point, the new address data outputs from the SAM start address determined by the column address.

Serial SAM access during transfer is possible during this cycle (real time data transfer). Here, t<sub>spp</sub> (min) is specified between the last SAM access before transfer and DT/OE rising edge. t<sub>sph</sub> (min) is specified between the first SAM access and DT/OE rising edge.

Once a read transfer cycle has been executed, SI/O goes into an output mode. If the previous transfer cycle is a pseudo transfer or a write transfer and SI/O is in input mode, inputs should be set at high impedance before t<sub>RLZ</sub> (min) after the falling edge of RAS. This will avoid data contention.

**Pseudo Transfer Cycle** 

(CAS high, DT/OE low, WE low, SE high at the falling edge of RAS)

To avoid data in RAM being rewritten, this cycle allows the SI/O to be switched from output to input mode. The output buffer in SI/O becomes high impedance within t<sub>srz</sub> (max.) from the falling edge of RAS. Data should be input into SI/O after t<sub>srD</sub> (min.) to avoid data contention. SAM access is enabled after t<sub>srD</sub> (min.). During RAS low, SAM access is inhibited. Thus, SC should be kept low.

**Write Transfer Cycle** 

(CAS high, DT/OE low, WE low, SE low at the falling edge of RAS)

During this cycle, a row of data input can be transferred by serial write cycle to RAM. The address at the falling edge of RAS determines the row address of the transferred data. The column address is specified as the first address to serial write after completing this cycle. SAM access is enabled after t<sub>sep</sub>(min.). While RAS is low, SAM access is inhibited. Thus, SC should be kept low.

#### **Refresh Cycles**

Because the RAM portion of this device is composed of dynamic circuits, refresh is required to retain data. Refresh is achieved by accessing all 512 row addresses every 8mS. However, any cycle that activates RAS can refresh the row address. Therefore, a refresh cycle is not required for accessing all row addresses.

During a RAS Only refresh cycle, refresh is achieved by activating a RAS cycle, with CAS set high, by inputting the refresh/row address through external circuits. Output is in high impedance state during this cycle. DT/OE should be high at the falling edge of RAS to differentiate this cycle from a data transfer cycle.

A CAS Before RAS refresh is performed by activating CAS before RAS. In this cycle, a refresh address is provided by an internal address counter. Outputs are in high impedance.

A Hidden Refresh cycle is initiated by reactivating RAS when DT/OE and CAS remain low in normal RAM read cycles.

### **Operation of SAM Port**

### Serial Read Cycle

When the previous data transfer cycle is a read transfer cycle, the SAM port is in read mode. Access is synchronized with SC rising. SAM data is output from SI/O. SI/O becomes high impedance if SE is set high. The internal pointer will be incremented at the rising edge of SC.

#### **Serial Write Cycle**

The SAM port is in write mode when the previous data transfer cycle is pseudo transfer or write transfer. During this cycle, SI/O data is programmed into the data register at the rising edge of SC. If SE is high, SI/O data will not be input into the data register. The internal pointer is incremented at the rising edge of SC, so SE high can mask data for SAM.

### **OPERATION CYCLES**

CAS	DT/OE	WE	SE	Operation Cycle
H H H H	H H L L	H L H L	X X H L	RAM Read/Write Mask Write Read Transfer Pseudo Transfer Write Transfer CBR Refresh
X: D	on't Care	Input I	_evels:	falling edge of RAS

Absolute Maximum Ratings				
Veltage on any pin relative to V	V.	-1 V to +7	V	

Voltage on any pin relative to V<sub>ss</sub> 1.0 **Power Dissipation** -55 to +150 ℃ Storage Temperature

# **Recommended Operating Conditions**

		min	typ	max	
ıpply Voltage	٧ <sub>∞</sub>	4.75	5.0	5.75	V
out High Voltage	V <sub>H</sub>	2.4	-	6.5	٧
ut Low Voltage	V <sub>IL</sub>	-0.5*	-	8.0	V
erating Temperature	T,	0	-	70	•C
rating romporation	T <sub>al</sub>	-40	-	85	°C (**)
	Tam	-55	-	125	°C (**)

 $<sup>^{4}</sup>$ -3.0V for a pulse width  $\leq$  10ns

# Capacitance ( $V_{\infty}=5V\pm5\%$ , $T_{a}=25$ °C)

Parameter		Symbol	typ	max	Unit	Notes	
Input Capacitance:	Address	Cn	-	5	рF	1	
•	Clocks	C <sup>12</sup>	-	5	рF	1	
Input Capacitance:	- · · · ·		-	7	ρF	1,2	
I/O Capacitance:	Data-in/out	C <sup>no</sup>		•	P.	• • •	

1. Capacitance calculated, not measured. Notes:

2. CAS=V<sub>III</sub> to disable Dout.

<sup>\*\*</sup>RAM Port Access Times

# DC Electrical Characteristics( $T_a = 0$ to 125°C, $V_{cc} = 5V + 5\%$ )

Deserrator	Sumbal	Test Co	ondition	-1	0	- 1	12	-;	15	
Parameter	Symbol	RAM Port			max	min	max	min	max	Unit
Operating Current	l <sub>cc1</sub>	RAS,CAS	SE=V <sub>KI</sub> ,SC=V <sub>K</sub>	-	70	-	60	-	55	mA
1,2	'oc1	cycling	SE=V <sub>IL</sub> , SC cycling	-	120	-	100	-	85	mA
RAS Only	1	t <sub>rc</sub> =min. RAS cycling	t <sub>scc</sub> =min. j, SE=V <sub>H</sub> ,SC=V <sub>E</sub>	_	70	-	60	_	55	mA
Refresh Current,1	l <sub>ocs</sub>	CAS=V <sub>IH</sub>	SE=V <sub>L</sub> ,SC cycling	-	120	-	100	-	85	mA
OAC before DAC	1	t <sub>sc</sub> =min. RAS cycling	t <sub>scc</sub> =min. , SE=V <sub>H</sub> ,SC=V <sub>IL</sub>	_	60	-	50	-	40	mA
CAS before RAS Refresh Current	l <sub>CC11</sub>	t <sub>RC</sub> min.	SE=V <sub>k</sub> ,SC cycling	-	110	-	90	-	70	mA
Page Mode	l <sub>007</sub>	RAS≖V",	t <sub>scc</sub> =min. SE=V <sub>H</sub> ,SC=V <sub>L</sub>	-	80	-	70	-	60	mA
Current,1,3	°cc7	CAS cycling	, SE=V <sub>IL</sub> ,SC cycling	-	130	-	110	-	90	mA
Data Transfer		t <sub>nc</sub> =min. RAS,CAS	t <sub>scc</sub> =min. SE=V <sub>H</sub> ,SC=V <sub>IL</sub>	_	95	-	90	-	85	mA
Current,2	1 <sub>CC12</sub>	t <sub>RC</sub> =min.	SE=V <sub>IL</sub> ,SC cycling	-	135	-	125	-	115	mA
Standby Current,1	i <sub>~2</sub>	RAS, CAS	t <sub>scc</sub> =min. SE=V <sub>IH</sub> ,SC=V <sub>IL</sub>	_	7	-	7	-	7	mΑ
Glariosy Corrorit,	l <sub>ccs</sub>		SE=V <sub>IL</sub> ,SC cycling	-	55	-	55	-	40	mA
Input Leakage	l <sub>u</sub>	V <sub>IN</sub> =0 to +7		-10	10	-10	10	-10	10	μА
Output Leakage	I <sub>LO</sub>	V <sub>out</sub> =0 to +7 Dout is disa		-10	10	-10	10	-10	10	μΑ
Output Levels	V <sub>OH</sub>	I <sub>ou</sub> =-2mA		2.4	-	2.4	-	2.4	-	V
Output Levelo	V <sub>OL</sub>	l <sub>out</sub> =4.2mA		-	0.4	-	0.4	-	0.4	V


Note 1: loc depends on output loading condition when the device is selected, loc max. is specified at the output open condition.

2: Address can be changed less than three times while RAS=V<sub>L</sub>.


3: Address can be changed once or less while CAS=V<sub>H</sub>.

### **AC Test Conditions**

- \* Input pulse levels: 0.8 to 2.4V
- \* Input rise and fall times: 5ns
- \* Input and Output timing reference levels: 0.4V, 2.4V
- \* Output load: 2 TTL gates + 100pF



**Output Load Circuits** 




\* Including jig and scope


MVM4256K/T/V-10/12/15 Issue 3.1: NOVEMBER 1991

Common Timing Parameters			-10		12		15	<del></del>	<del></del>
Parameter	Symbol	min	max	min	max	min	max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	190 80	-	220 90	-	260 100	-	ns ns	
RAS Pulse Width CAS Pulse Width	t <sub>ras</sub> t <sub>cas</sub>	100 30 25	10000 10000 70	120 35 25	10000 10000 85	150 40 30	10000 10000 110	ns ns ns	5,6
RAS to CAS Delay Time RAS Hold Time CAS Hold Time	t <sub>RSH</sub>	30 100	- -	35 120	- -	40 150	-	ns ns	.,.
CAS to RAS Precharge Time Row Address Setup Time	t <sub>CRP</sub> t <sub>ASR</sub>	10 0 15	- -	10 0 15	-	10 0 20	- -	ns ns ns	
Row Address Hold Time Column Address Setup Time Column Address Hold Time	t <sub>asc</sub> t <sub>cah</sub>	0 20	<u>-</u>	0 20	- -	0 25	- - 50	ns ns	8
Transition rise to fall time Refresh Period (512 Cycles)	t <sub>T</sub> t <sub>REF</sub>	3 - 0	50 8 -	3 - 0	50 8 -	3 - 0	50 8 -	ns ms ns	0
DT to RAS Setup Time DT to RAS Hold Time Data-in to OE Delay	t <sub>DTH</sub> t <sub>DZO</sub>	15 0	- -	15 0	-	20	-	ns ns	
Data-in to CAS Delay	tozc	0	-	0	-	0	<u>-</u>	ns	

# **Read Cycle**



## **Early Write Cycle Timing Waveform**




Don't Care

Notes:

 When WE is high, all data on I/O's can be written into memory. When WE is low, data is not written into memory except when the I/O is high at the falling edge of RAS.

### **Delayed Write Cycle Timing Waveform**



Don't Care


#### Notes:

1. When WE is high, all data on I/O's can be written into memory. When WE is low, data is not written into memory except when the I/O is high at the falling edge of RAS.

### Page Mode Read Cycle

		-	10	_	12		15		
Parameter	Symbol	min	max	min	max	min	max	Unit	Note
Access Time from RAS	t	-	100		120	-	150	ns	2,3
Access Time from CAS	tare	-	30	-	35	-	40	ns	3,5
Access Time from OE	torc	-	30	-	35	-	40	ns	3
Address AccessTime	t	-	45	-	55	-	70	ns	3,6
Output Turnoff Delay	t <sub>off1</sub>	-	25	-	30	-	40	ns	7
(Referenced to CAS)	OI T								_
Output Turnoff Delay	t <sub>off2</sub>	-	25	-	30	-	40	ns	7
(Referenced to OE)				_		•			
Read Command Setup Time	t <sub>ecs</sub>	0	-	0	-	0	-	ns	
Read Command Hold Time	t <sub>RCH</sub>	0	-	0	-	0	-	ns	12
Read Command Hold Time	+	10	_	10	-	10	-	ns	12
RAS to Column Address Delay	<sup>L</sup> RRH T	20	55	20	65	25	80	ns	5,6
Access Time From CAS Precharge	RAD t		50	-	60	-	75	ns	
CAS Precharge Time	<b>†</b>	10	-	15	-	20	-	пѕ	
Page Mode Cycle Time	t <sub>PC</sub>	55	-	65	-	80	-	ns	


# Page Mode Read Cycle Timing Waveform



### Page Mode Write Cycle

		-10 -12 -15							
Parameter	Symbol	min	max	min	max	min	max	Unit	Note
Write Command Setup Time	1	0	_	0	-	0	-	ns	9
Write Command Hold Time	wcs	25	-	25	-	30	-	ns	
	twch	15	-	20	-	25	-	ns	
Write Command Pulse Width	L <sub>WP</sub>	30	-	35	-	40	-	ns	
Write Command to RAS Lead Time	<sup>L</sup> RWL	30	_	35	-	40	-	ns	
Write Command to CAS Lead Time	CWL	0	_	0	_	0	-	ns	10
Data in Setup Time	L <sub>DS</sub>	25	_	25	_	30	_	ns	10
Data in Hold Time	I <sub>DH</sub>	0	_	0	-	0	-	ns	
WE to RAS Setup Time	t <sub>ws</sub>	_	-	15	-	20	-	ns	
WE to RAS Hold Time	I <sub>WH</sub>	15	-	0	_	0	_	กร	
Mask Data to RAS Setup Time	IMS	0	-	-	_	20	_	ns	
Mask Data to RAS Hold Time	t <sub>mH</sub>	15	-	15		20	_	ns	
OE Hold Time	t <sub>oeh</sub>	10	-	15	-	20	_	110	
(Referenced to WE)				.=		00		ne	
Page Mode Cycle Time	t <sub>PC</sub>	55	-	65	-	80	-	ns	
CAS Precharge Time	t <sub>ce</sub>	10	-	15	-	20		ns	


# Page Mode Early Write Cycle Timing Waveform



Notes:

<sup>1.</sup> When  $\overline{\text{WE}}$  is high, all data on I/O's can be written into memory. When  $\overline{\text{WE}}$  is low, data is not written into memory except when the I/O is high at the falling edge of RAS.

# Page Mode Delayed Write Cycle Timing Waveform




Don't Care

#### Notes:

1. When WE is high, all data on I/O's can be written into memory. When WE is low, data is not written into memory except when the I/O is high at the falling edge of RAS.

Read-Modify-Write Cycle	<del></del> *		-10		12	-	15		
Parameter	Symbol	min	max	min	max	min	max	Unit	Note
Read Modify Write Cycle Time	t <sub>RWC</sub>	255	-	295	-	350	-	ns	
RAS Pulse Width	•	165	10000	195	10000	240	10000	ns	
CAS to WE Delay	t <sub>rus</sub>	65	-	75	-	90	-	ns	9
Column Address to WE Delay	t	80	-	95	-	120	-	ns	9
OE to Data-in Delay	t	25	-	30	-	40	-	ns	
Access Time from RAS	1000		100	-	120	-	150	ns	2,3
Access Time from CAS	TRAC	_	30	-	35	-	40	ns	3,5
	CVC	_	30	_	35	-	40	ns	3
Access Time from OE	LOAC	_	45	_	<b>5</b> 5	-	70	ns	3,6
Address Access Time	<sup>L</sup> AA	20	<del>55</del>	20	65	25	80	ns	5,6
RAS to Column Address Delay	RAD	-	25	-	30	-	40	ns	
Output Buffer Turn-off Delay	OFF2	0		0	-	0	-	ns	
Read Command Setup Time	<sup>L</sup> ACS	15	-	20	-	25	-	ns	
Write Command Pulse Width	<sup>L</sup> WP	30	<u>-</u>	35	-	40	-	ns	
Write Command to RAS Lead Time	RWL	30	-	35	-	40	-	ns	
Write Command to CAS Lead Time	CWL			0	-	0	-	ns	10
Data in Setup Time	T <sub>DS</sub>	0	-	25	-	30	_	ns	10
Data in Hold Time	t <sub>DH</sub>	25	-	25 0	-	0	_	ns	
WE to RAS Setup Time	t <sub>ws</sub>	0	-	15	_	20	-	ns	
WE to RAS Hold Time	t <sub>wH</sub>	15	-	15	-	20			
OE Hold Time	_	40		45		20	-	ns	
(referenced to WE)	t <sub>oeh</sub>	10	-	15	-	0	-	ns	
Mask Data to RAS Setup Time	t <sub>ms</sub>	0	-	0	•	20	_	ns	
Mask Data to RAS Hold Time	t <sub>mh</sub>	15	-	15	-	20	-	113	

# Read-Modify-Write Cycle Timing Waveform




#### Notes:


1. When WE is high, data on I/O's can be written into memory. When WE is low, data on I/O's are not written except when the I/O is high at the falling edge of RAS.

Refresh Cycle Timing									
		-10		-12		-15			
Parameter	Symbol	min	max	min	max	min	max	Unit	Note
CAS Setup Time (CAS before RAS)	t <sub>csr</sub>	10	-	10 25	-	10 30	-	ns ns	
CAS Hold Time (CAS before RAS) RAS Precharge to CAS Hold Time	t <sub>cHR</sub> t <sub>RPC</sub>	20 10	-	10	-	10	<u>-</u>	ns	


# RAS-Only Refresh Cycle Timing Waveform



# CAS-Before-RAS Refresh Cycle Timing Waveform




# Hidden Refresh Cycle Timing Waveform



		-10		-12		-15			
Parameter	Symbol	min	max	min	max	min	max	Unit	Note
WE to RAS Setup Time	t <sub>ws</sub>	0	-	0	-	0	-	าร	
WE to RAS Hold Time	t <sub>wh</sub>	15	-	15	-	20	-	ns	
SE to RAS Setup Time	tes	0	-	0	-	0	-	ns	
E to HAS Hold Time	teH	15	-	15	-	20	-	ns	
TAS to SC Delay	t <sub>SRD</sub>	30	-	30	-	35	-	ns	
C to RAS Setup Time	t <sub>sas</sub>	40	-	40	-	45	-	ns	
T Hold Time from RAS	t <sub>RDH</sub>	90	_	90	-	110	-	ns	
T Hold Time from CAS	•	30	-	30	-	45	-	ns	
ast SC to DT Delay	<sup>L</sup> CDH t	5	-	5	-	10	-	ns	
First SC to DT Hold Time	t <sub></sub>	25	_	25	-	30	-	ns	
T to RAS Lead Time	<sup>L</sup> SDH t	50	-	50	-	50	-	ns	
OT Hold Time	ι <sub>DTL</sub> t	25	_	25	-	30	-	ns	
Referenced to RAS High)	<sup>в</sup> отнн								
OT Precharge Time	+	35	-	35	-	40	-	ns	
Serial Data Input Delay from RAS	T <sub>DTP</sub>	60	-	60	-	75	-	ns	
Serial Data Input to RAS Delay	t t	-	10	-	10	-	10	ns	
	L <sub>SZR</sub>	10	60	10	60	10	75	ns	7
Serial Output Turn-off Delay from HAS	t <sub>saz</sub>		•	• •	-				
	•	10	-	10	_	10	-	ns	
RAS to Sout in Low Z Delay	t <sub>RLZ</sub>	40	_	40	-	60	_	ns	
Serial Clock Cycle Time	scc	-	40	-	40	-	50	ns	4
Access Time from SC	SCA	7		7	-	7	-	ns	4
Serial Data Out Hold Time	<sup>™</sup> SOH	10	-	10	-	10	_	ns	•
SC Pulse Width	<sup>I</sup> sc		-	10	_	10	-	ns	
SC Precharge Time	SCP	10		0	-	0	_	ns	
Serial Data in Setup Time	T <sub>SIS</sub>	0	<b>-</b>		-	25	-	ns	
Serial Data in Hold Time	t <sub>siH</sub>	20	-	20	-	20	<del>-</del>	113	

### Read Transfer Cycle Timing Waveform (1) \*(1,2)




\*Notes:

1. When the previous data transfer cycle is a read transfer cycle, it is defined as read transfer cycle (1).

2. SE is low.

# Read Transfer Cycle Timing Waveform (2) \*(1,2)




\*Notes:

1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as read transfer cycle (2).

2. SE is low.


# **Pseudo Transfer Cycle Timing Waveform**



Notes:

1. CAS and SAM address don't need to be specified every cycle, if SAM address is not changed.

### **Write Transfer Cycle Timing Waveform**




### Notes:

- CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.
- 2. I/O's are in a "Don't Care" state.

**Serial Read Cycle Timing** -15 -10 -12 Note min max Unit max Symbol min max min Parameter 60 ns 40 40 Serial Clock Cycle Time  $t_{\rm scc}$ 4 50 ns 40 40 Access Time from SC t<sub>sca</sub> 40 ns 4 30 30 Access Time from SE t<sub>sea</sub> 4 7 7 ns 7 Serial Data in Hold Time t<sub>son</sub> 10 ns 10 10  $t_{sc}$ SC Pulse Width ns 10 10 10 SC Precharge Time t<sub>scp</sub> 7 25 30 ns 25 Serial Output Buffer Turn-off t<sub>sez</sub>

# **Serial Read Cycle Timing Waveform**


Delay from SE



Sorial	Write	Cycle

		-10		-12		-15			
Parameter	Symbol	min	max	min	max	min	max	Unit	Note
Serial Clock Cycle Time	tone	40	-	40	-	60	-	ns	
SC Pulse Width	scc	10	-	10	-	10	-	ns	
SC Precharge Time	tsc t	10	-	10	-	10	-	ns	
Serial Data in Setup Time	t <sub>ore</sub>	0	-	0	-	0	-	ns	
Serial Data in Hold Time	tsis t	20	-	20	-	25	-	ns	
Serial Write Enable Setup Time	¹SIH †	0	_	0	-	0	-	ns	
Serial Write Enable Hold Time	tsws	35	-	35	-	50	-	ns	
	¹SWH †	0	-	0	-	0	-	ns	
Serial Write Disable Setup Time Serial Write Disable Hold Time	t <sub>swih</sub>	35	-	35 -	-	50	-	ns	

#### Serial Write Cycle Timing Waveform




1. When SE is high in a serial write cycle, data is not written into SAM, however, the address pointer is incremented.

### Notes:


- AC measurements assume t<sub>r</sub>=5ns.
- Assumes that  $t_{RCD}$  is less than or equal to  $t_{RCD}$  (max.). If  $t_{RCD}$  is greater than the max. recommended value shown in this table, t<sub>rac</sub> exceeds the value shown.
- Measured with a load current equivalent to two TTL loads and 100pF.
- Measured with a load current equivalent to two TTL loads and 50pF.
- When  $t_{\rm RCD}$  is greater than or equal to  $t_{\rm RCD}$  (max.), access time is specified as  $t_{\rm CAC}$ .
- When  $t_{\text{RCD}}$  is less than or equal to  $t_{\text{RCD}}$  (max), access time is specified as  $t_{\text{AL}}$ .  $t_{\text{OFF}}$  (max.) defines the time at which the output achieves the open circuit condition ( $V_{\text{OH}}$  -200mV,  $V_{\text{OL}}$  +200mV) and is not referenced to output voltage levels.
- V<sub>ir</sub> (min.) and V<sub>ir</sub> (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>in</sub> and V<sub>i</sub>.
- When twcs is greater or equal to twcs (min.), the cycle is an early write cycle. I/O pins remain in an open circuit condition. When  $t_{\text{AWD}} \ge t_{\text{AWD}} (\text{min.})$  and  $t_{\text{cwp}} \ge t_{\text{cwp}} (\text{min.})$ , the cycle is read-modify-write cycle. Impedance on the I/O pins is controlled by OE.
- 10. These parameters are referenced to CAS falling edge in early write cycles or to WE falling edge in delayed write or read-
- An initial pause of 100µs is required after power-up. Then execute at least 8 initialization (RAS) cycles. 11.
- 12. Either  $t_{\rm RCH}$  or  $t_{\rm RRH}$  must be satisfied for a read cycle.
- 13. t<sub>scc2</sub> defines the last SAM pulse width before read transfer in read transfer cycle(1).

# Package Details Dimensions in mm (inches). Tolerance on all dimensions ±.254 (.010).

### 28 Pin Dual-in-Line ('K' Package)




### 28 Pin Dual-in-Line ('T' Package)



33.02 (1.300)

### 28 Pin Vertical-in-Line (VIL™) ('V' Package)




### Military Screening Procedure

Component Screening Flow for high reliability product processed to Mil-883C method 5004 and is detailed below:

MB COMPONENT SCREENING FLOW						
SCREEN	TEST METHOD (Per MIL 883C)	LEVEL				
Visual and Mechanical Internal visual High-temperature storage Temperature Cycle Constant acceleration Pre-Burn-in electrical	2010 Condition B or manufacturers equivalent 1008 Condition C (24hrs @ 150°C) 1010 Condition C (10 Cycles, -65°C to 150°C) 2001 Condition E (Y axis only), (30,000g) Per applicable device specification @ Ta+25°C	100% 100% 100% 100% 100%				
Final Electrical Tests  Static (dc)  Functional  Switching (ac)	Per applicable device specification  a) @ Ta=25°C and power supply extremes b) @ temperature and power supply extremes a) @ Ta=25°C and power supply extremes b) @ temperature and power supply extremes a) @ Ta=25°C and power supply extremes b) @ temperature and power supply extremes	100% 100% 100% 100% 100% 100%				
Percent Defective Allowable(PDA)	Calculated at post-burn-in @ Ta=25°C	5%				
Hermeticity Fine Gross	1014 Condition A Condition C	100% 100%				
External Visual	2009 Per vendor or customer specification	100%				

### **Ordering Information**



mofaic

Mosaic
Semiconductor
Inc.

The policy of the company is one of continuous development and while the information presented in this data sheet is believed to be accurate, no liability is assumed for any data contained within. The company reserves the right to make changes without notice at any time.

© 1988 This design is the property of Mosaic Semiconductor, Inc.

24

DEC 0 9 1001 7420 Carroll Road San Diego, CA 92121