CYPRESS SEMICONDUCTOR

and 4K x 8 Dual-Port Static RAM with Semaphores

CY7B134 CY7B135 CY7B1342

T-46-23-12

CYPRESS

SEMICONDUCTOR

PRELIMINARY

Features

- 0.8-micron BiCMOS for high performance
- High-speed access
- —20 ns (commercial)
 - -25 ns (military)
- · Automatic power-down
- Fully asynchronous operation
- 7B1342 includes semaphores
- 7B134 available in 48-pin DIP, 48-pin
- 7B135/7B1342 available in 52-pin LCC/PLCC

Functional Description


The CY7B134, CY7B135, and CY7B1342 are high-speed BiCMOS 4K x 8 dual-port static RAMs. The CY7B1342 includes semaphores that provide a means to allocate portions of the dual-port RAM or any shared resource. Two ports are provided permittingindependent, asynchronous access for reads and writes to any location in memory. Application areas include interprocessor/multiprocessordesigns, communicationsstatus buffering, and dual-portvideo/graphicsmemory.

Each port has independent control pins: chip enable (\overline{CE}) , read or write enable $(\overline{R}/\overline{W})$, and output enable (\overline{OE}) . The CY7B134/135 are suited for those systems

that do not require on-chip arbitration or are intolerant of wait states. Therefore, the user must be aware that simultaneous access to a location is possible. Semaphores are offered on the CY7B1342 to assist in arbitrating between ports. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a chip enable (CE) pin or SEM pin (CY7B1342 only).

4K x 8 Dual-Port Static RAMs

The CY7B134 is available in 48-pin DIP and 48-pin LCC. The CY7B135 and CY7B1342 are available in 52-pin LCC/PICC



Selection Guide

		7B134-20 7B135-20 7B1342-20	7B134-25 7B135-25 7B1342-25	7B134-35 7B135-35 7B1342-35	
Maximum Access Time (ns)		20	25	35	
MaximumOperating	Commercial	240	220	210	
Current (mA)	Military		280	250	
Maximum Standby Current (mA)	Commercial	80	75	70	
	Military		80	75	

46E D 🛤 2589662 0006367 7 🖼 CYP


T-46-23-12

CY7B134 CY7B135 CY7B1342

PRELIMINARY




Pin Configurations



Pin Definitions

Left Port	Right Port	Description
A _{0L-11L}	A _{0R-11R}	AddressLines
$\overline{\text{CE}}_{\mathbf{L}}$	CER	Chip Enable
$\overline{\text{OE}}_{ extsf{L}}$	ŌĒ _R	Output Enable
R/\overline{W}_L	R/W _R	Read/Write Enable
SEM _L (CY7B1342 only)	SEM _R (CY7B1342 only)	SemaphoreEnable. When asserted LOW, allows access to eight semaphores. The three least significant bits of the address lines will determine which semaphore to write or read. The I/O ₀ pin is used when writing to a semaphore. Semaphores are requested by writing a 0 into the respective location.





Maximum Ratings (Above which the useful life may be impaired. For user guidelines, Storage Temperature - 65°C to +150°C

Ambient Temperature with Power Applied - 55°C to +125°C Static Discharge Voltage > 2001V (per MIL-STD-883, Method 3015) Latch-Up Current > 200 mA **Operating Range**

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%
Military[2]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over the Operating Range[3]

				7B134-20 7B135-20 7B1342-20		7B13425 7B13525 7B134225		7B134-35 7B135-35 7B1342-35		
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ m}$	4	2.4		24		24		V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 4.0 \text{ mA}$			0.4		0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2		2.2		2.2		v
V _{IL}	Input LOW Voltage				0.8		0.8		0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-10	+10	-10	+10	-10	+10	μА
I _{OZ}	Output Leakage Current	Outputs Disabled, GND \leq V _O \leq V _{CC}		-10	+10	-10	+10	-10	+10	μА
I _{CC}	OperatingCurrent	$V_{CC} = Max.,$	Com'l		240		220		210	mA
		$I_{OUT} = 0 \text{ mA}$ Mi	Mil				280		250	
I _{SB1}	Standby Current	CE_L and $CE_R \ge V_{IH}$, $f = f_{MAX}^{[4]}$	Com'l		80		75		70	mA
	(Both Ports TTL Levels)	$I = I_{MAX}^{[4]}$	Mil				80		75	
I _{SB2}	Standby Current	CE_L and $CE_R \ge V_{IH}$, $f = f_{MAX}^{[4]}$	Com'l		150		140		130	mA
	(One Port TTL Level)	$t = t_{MAX^{[n]}}$	Mil				180		160	
I _{SB3}	Standby Current (Both Ports CMOS Levels)	Both Ports \overline{CE} and $\overline{CE}_R \ge V_{CC} - 0.2V$,	Com'l		15		15		15	mA
		$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$, $f = 0$ ^[4]	Mil				30		30	
I _{SB4}	Standby Current (One Port CMOS Level) CE_L or $CE_R \ge V$		Com'l		130		120		110	mA
		$\overline{\text{CE}}_{\text{L}}$ or $\overline{\text{CE}}_{\text{R}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$, $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$ or $\text{V}_{\text{IN}} \le 0.2\text{V}$, Active Port Outputs, $f = f_{\text{MAX}}[4]$	Mil				150		130	

Capacitance^[5]

Parameters	Description	Test Conditions	Max.[6]	Units
C _{IN}	InputCapacitance	$T_A = 25$ °C, $f = 1$ MHz,	10	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	10	pF


- Notes: 1. Pu
- Pulse width < 20 ns.


 TA is the "instant on" case temperature.


 See the last page of this specification for Group A subgroup testing in-
- $f_{MAX} = 1/t_{RC} = All$ inputs cycling at $f = 1/t_{RC}$ (except output enable). f = 0 meas no address or control lines change. This applies only to inputs at CMOS level standby I_{SB3} .
- 5. Tested initially and after any design or process changes that may affect
- these parameters. For all packages except DIP and cerDIP (D26, P25), which have maximums of $C_{\rm IN}=15$ pF, $C_{\rm OUT}=15$ pF. 6.

PRELIMINARY

CY7B134 CY7B135 CY7B1342








T-46-23-12





1342-1

Switching Characteristics Over the Operating Range [7,8]

		7B134-20 7B135-20 7B1342-20		7B134-25 7B135-25 7B1342-25		7B134-35 7B135-35 7B1342-35		
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYCLE								
trc	Read Cycle Time	20		25		35		пѕ
t _{AA}	Address to Data Valid		20		25		35	ns
toha	Output Hold From Address Change	3		3		3		пs
tACE	CE LOW to Data Valid		20		25		35	ns
t _{DOE}	OE LOW to Data Valid		13		15		20	ns
t _{LZOE} [9]	OE Low to Low Z	3		3		3		ns
t _{HZOE} [9]	OE HIGH to High Z		13		15		20	ns
t _{LZCE^[9]}	CE LOW to Low Z	3		3		3		ns
tHZCE ^[9]	CE HIGH to High Z		13		15		20	ns
tpU	CE LOW to Power Up	0		0		0		ns
t _{PD}	CE HIGH to Power Down		20		25		35	ns
WRITE CYCLE								
twc	Write Cycle Time	20		25		35	T	ns
t _{SCE}	CE LOW to Write End	15		20		30		ns
t _{AW}	Address Set-Up to Write End	15		20		30		ns
t _{HA}	Address Hold From Write End	2		2	- 1	2		ns
t _{SA}	Address Setup to Write Start	0		0		0		ns
tPWE	Write Pulse Width	15		20		25		ns
t _{SD}	Data Set-up to Write End	13		15		15		ns
t _{HD}	Data Hold From Write End	0		0		0		ns
t _{HZWE^[9]}	R/W LOW to High Z		13		15		20	ns
t _{LZWE} [9]	R/W HIGH to Low Z	3		3		3		ns

46E D

■ 2589662 0006370 7 🖼 CYP

T-46-23-12

CY7B135 CY7B1342

PRELIMINARY

Switching Characteristics Over the Operating Range [7,8] (continued)

•		7B134-20 7B135-20 7B1342-20		7B134-25 7B135-25 7B1342-25		7B134-35 7B135-35 7B1342-35		
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
WRITE CYCLE	(continued)		<u> </u>					
t _{WDD} [10]	Write Pulse to Data Delay	T	40		50		60	ns
$t_{\rm DDD}^{[10]}$	Write Data Valid to Read Data Valid	\neg	30		30		35	ns
SEMAPHORET	TMING ^[11]		L	<u> </u>	·		<u> </u>	
tsop	SEM Flag Update Pulse (OE or SEM)	10		10		15	ГТ	ns
tswrd	SEM Flag Write to Read Time	5		5		5	 	ns
t _{SPS}	SEM Flag Contention Window	5		5		5	 	ns

- Notes:
 7. See the last page of this specification for Group A subgroup testing information.
- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified IOI/IOH and 30 pF load capacitance


 Test conditions used are Load 3.

- 10. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Port-toPort Delay waveform.
- Semaphore timing applies only to CY7B1342.
 R\overline{W} is HIGH for read cycle.
- 13. Device is continuously selected, $\overline{CE} = V_{IL}$ and $\overline{OE} = V_{IL}$.
- 14. Address valid prior to or coincident with CE transition LOW.


Switching Waveforms

Read Cycle No. 1[12,13]

Either Port Address Access



Read Cycle No. 2[12,14]




T-46-23-12

PRELIMINARY


CY7B135 CY7B1342

Switching Waveforms

Read Timing with Port-to-Port Delay^[15]



Write Cycle No. 1: OE Tri-States Data I/Os (Either Port)[16,17,18]



- Note:

 15. $\overline{CE}_L = \overline{CE}_R = LOW$; $R/\overline{W}_L = HIGH$ 16. The internal write time of the memory is defined by the overlap of \overline{CE} or \overline{SEM} LOW and R/\overline{W} LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.


 17. R/\overline{W} must be HIGH during all address transactions.
- 18. If \overrightarrow{OE} is LOW during a $\overrightarrow{R/W}$ controlled write cycle, the write pulse width must be the larger of tpwe or (thzwe + tsp) to allow the I/O drivers to turn off and data to be placed on the bus for the required tsp. If \overrightarrow{OE} is HIGH during a $\overrightarrow{R/W}$ controlled write cycle (as in this example), this requirement does not apply and the write pulse can be as short as the specified town. short as the specified tpwe.

 19. SEM only applies to CY7B1342

■ 2589662 0006372 0 ■CYP

CY7B135 CY7B1342


PRELIMINARY



Switching Waveforms (continued)

T-46-23-12

Write Cycle No. 2: R/W Tri-States Data I/Os (Either Port)[17,20]



Semaphore Read After Write Timing, Either Side (CY7B1342 only)[21] VALID ADDRESS VALID ADDRESS TACE SEM tso 1/00 DATA_{IN}VALID DATA_{OUT} VALID R/W READ CYCLE 1342-15

Notes:

20. Data I/O pins enter high-impedance when \overline{OE} is held LOW during write.

21. $\overline{CE} = HIGH$ for the duration of the above timing (both write and read cycle),




PRELIMINARY

CY7B135 CY7B1342

Switching Waveforms (continued)

T-46-23-12

Timing Diagram of Semaphore Contention (CY7B1342 only)[22,23,24]



Notes:
22. I/O_{0R} = I/O_{0L} = LOW (request semaphore); $\overline{CE}_R = \overline{CE}_L = HIGH$ 23. Semaphores are reset (available to both ports) at cycle start.

24. If t_{SPS} is violated, it is gauranteed that only one side will gain access to the semaphore.

46E D 📼 2589662 0006374 4 📼 CYP

CYPRESS SEMICONDUCTOR PRELIMINARY

CY7B134 CY7B135 CY7B1342



T-46-23-12

Architecture

The CY7B134 and CY7B135 consist of an array of 4K words of 8 bits each of dual-port RAM cells, I/O and address lines, and control signals (\overline{CE} , \overline{OE} , R/W). Two semaphore control pins exist for the CY7B1342 ($\overline{SEM}_{L/R}$).

Functional Description

Write Operation

Data must be set up for a duration of t_{SD} before the rising edge of R/\overline{W} in order to guarantee a valid write. Since there is no on-chip arbitration, the user must be sure that a specific location will not be accessed simultaneously by both ports or erroneous data could result. A write operation is controlled by either the \overline{OE} pin (see Write Cycle No. 1 timing diagram) or the R/\overline{W} pin (see Write Cycle No. 2 timing diagram). Data can be written t_{HZOE} after the \overline{OE} is deasserted or t_{HZWE} after the falling edge of R/\overline{W} . Required inputs for write operations are summarized in Table 1.

If a location is being written to by one port and the opposite port attempts to read the same location, a port-to-port flowthrough delay is met before the data is valid on the output. Data will be valid on the port wishing to read the location $t_{\rm DDD}$ after the data is presented on the writing port.

Read Operation

When reading the device, the user must assert both the \overline{OE} and \overline{CE} pins. Data will be available t_{ACE} after \overline{CE} or t_{DOE} after \overline{OE} are asserted. If the user of the CY7B1342 wishes to access a semaphore, the \overline{SEM} pin must be asserted instead of the \overline{CE} pin. Required inputs for read operations are summarized in Table 1.

Semaphore Operation

The CY7B1342 provides eight semaphore latches which are separate from the dual port memory locations. Semaphores are used to reserve resources which are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, $\overline{\rm SEM}$ or $\overline{\rm OE}$ must be deasserted for $t_{\rm SOP}$ before attempting to read the semaphore. The semaphore value will be available $t_{\rm SWRD}+t_{\rm DOE}$ after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control over the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting $\overline{\text{SEM}}$ LOW. The $\overline{\text{SEM}}$ pin functions as a chip enable for the semaphore latches. $\overline{\text{CE}}$ must remain HIGH during $\overline{\text{SEM}}$ LOW. A_{0-2} represents the semaphore address. $\overline{\text{OE}}$ and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only I/O_0 is used. If a 0 is written to the left port of an unused semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing a zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore. Table 2 shows sample semaphore operations.

When reading a semaphore, all eight data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports request a semaphore control by writing a 0 to a semaphore within $t_{\rm SPS}$ of each other, it is guaranteed that only one side will gain access to the semaphore.

Table 1. Non-contending Read/Write

	Inputs			Outputs	
CE	R/W	ŌE	SEM	I/O ₀ - I/O ₇	Operation
H	Х	Х	Н	High Z	Power-Down
Н	Н	L	L	Data Out	Read Data _{IN} Semaphore
X	X	Н	X	High Z	I/O Lines Disabled
Н	7	Х	L	Data In	Write to Semaphore
L	Н	L	Н	Data Out	Read
L	L	X	H	Data In	Write
L	X	Х	L		IllegalCondition

Table 2. Semaphore Operation Example

Function	I/O ₀ Left	I/O ₀ Right	Status
No Action	1	1	Semaphorefree
Left port writes semaphore	0	1	Left port obtains semaphore
Right port writes 0 to semaphore	0	1	Right side is denied access
Left port writes 1 to semaphore	1	0	Right port is granted access to Semaphore
Left port writes 0 to semaphore	1	0	No change. Left port is denied access
Right port writes 1 tosemaphore	0	1	Left port obtains semaphore
Left port writes 1 to semaphore	1	1	No port accessing semaphoreaddress
Right port writes 0 to semaphore	1	0	Right port obtains semaphore
Right port writes 1 tosemaphore	1	1	No port accessing semaphore
Left port writes 0 to semaphore	0	1	Left port obtains semaphore
Left port writes 1 to semaphore	1	1	No port accessing semaphore



CYPRESS SEMICONDUCTOR PRELIMINARY T-46-23-12

CY7B134 CY7B135 CY7B1342

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
20	CY7B134-20PC	P25	Commercial
	CY7B134-20DC	D26	1
	CY7B134-20LC	L68	1
25	CY7B134-25PC	P25	Commercial
	CY7B134-25DC	D26	1
	CY7B134-25LC	L.68	
	CY7B134-25PI	P25	Industrial
	CY7B134-25DI	D26	
	CY7B134-25DMB	D26	Military
	CY7B134-25LMB	L68	
35	CY7B134-35PC	P25	Commercial
	CY7B134-35DC	D26	
	CY7B134-35LC	L68	1
,	CY7B134-35PI	P25	Industrial
	CY7B134-35DI	D26	1
	CY7B134-35DMB	D26	Military
	CY7B134-35LMB	L68	

Speed (ns)	Ordering Code	Package Type	Operating Range
20	CY7B135-20LC	L69	Commercial
	CY7B135-20JC	J69	1
25	CY7B135-25LC	L69	Commercial
-	CY7B135-25JC	J69	1
	CY7B135-25JI	J69	Industrial
	CY7B135-25LMB	L69	Military
35	CY7B135-35LC	L69	Commercial
	CY7B135-35JC	J69	
	CY7B135-35JI	J69	Industrial
	CY7B135-35LMB	L69	Military

Speed (ns)	Ordering Code	Package Type	Operating Range
20	CY7B1342-20LC	L69	Commercial
	CY7B1342-20JC	J69	1
25	CY7B1342-25LC	L69	Commercial
	CY7B1342-25JC	J69	1
	CY7B1342-25JI	J69	Industrial
	CY7B1342-25LMB	L69	Military
35	CY7B1342-35LC	L69	Commercial
	CY7B1342-35JC	J69	1 1
	CY7B1342-35JI	J69	Industrial
	CY7B1342-35LMB	L69	Military

MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V_{IH}	1, 2, 3
V _{IL} Max.	1, 2, 3
I_{IX}	1, 2, 3
I _{OZ}	1, 2, 3
I _{OS}	1, 2, 3
Icc	1, 2, 3
I _{SB1}	1, 2, 3
I _{SB2}	1, 2, 3
I _{SB3}	1, 2, 3
I _{SB4}	1, 2, 3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7, 8, 9, 10, 11
t _{AA}	7, 8, 9, 10, 11
toha	7, 8, 9, 10, 11
t _{ACE}	7, 8, 9, 10, 11
t _{DOE}	7, 8, 9, 10, 11
WRITE CYCLE	
twc	7, 8, 9, 10, 11
t _{SCE}	7, 8, 9, 10, 11
t _{AW}	7, 8, 9, 10, 11
t _{HA}	7, 8, 9, 10, 11
t _{SA}	7, 8, 9, 10, 11
t _{PWE}	7, 8, 9, 10, 11
t _{SD}	7, 8, 9, 10, 11
t _{HD}	7, 8, 9, 10, 11
SEMAPHORE CYCLE	
t _{SOD}	7, 8, 9, 10, 11
tswrd_	7, 8, 9, 10, 11
t _{SPS}	7, 8, 9, 10, 11

Document #: 38-00161



SRAMS