

Description

The μ PD431001 is a 1,048,576-word by 1-bit static RAM fabricated with advanced silicon-gate technology. A unique design that uses CMOS peripheral circuits and N-channel memory cells with polysilicon resistors makes the μ PD431001 a high-speed device that requires no clock or refreshing. The μ PD431001 is available in 28-pin plastic SOJ packaging.

Features

- □ 1,048,576-word x 1-bit organization
- Single + 5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Separated data input and output
- Three-state outputs
- Power dissipation
 - 140 mA max (active)
 - 2 mA max (standby)
- Standard 400-mil, 28-pin plastic SOJ packaging

Ordering Information

Part Number	Access Time (max)	Package			
µPD431001LE-20	20 ns	28-pin plastic SOJ			
LE-25	25 ns	•			
LE-35	35 ns	•			

Pin Configuration

28-Pin Plastic SOJ



Pin Identification

Symbol	Function	
A0 - A19	Address inputs	
D _{iN}	Data input	
D _{OUT}	Data output	
CS	Chip select	
WE	Write enable	
GND	Ground	· · · · · · · · · · · · · · · · · · ·
Vcc	+ 5-volt power supply	
NC	No connection	

21a



Absolute Maximum Ratings

Power supply voltage, V _{CC}	–0.5 to +7.0 V			
Input voltage, V _{IN} (Note 1)	-0.5 to V _{CC} + 0.3 V			
Output voltage, V _{OUT}	-0.5 to V _{CC} + 0.3 V			
Operating temperature, TOPR	0 to +70°C			
Storage temperature, T _{STG}	-55 to + 125°C			

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Notes:

(1) $V_{IN} = -3.0 V$ minimum for 10 ns maximum pulse.

Truth Table

CS WE		Function	Dout	Icc		
н	x	Not selected	High-Z	Standby		
L	н	Read	Output data	Active		
L	L	Write	High-Z	Active		

Note:

(1) X = don't care

Block Diagram

Capacitance

 $T_A = +25^{\circ}C$; f = 1 MHz (Note 1); V_{IN} and $V_{OUT} = 0 V$

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	CI			6	pF
Output capacitance	co			10	pF

Notes:

(1) This parameter is sampled and not 100% tested.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	
Supply voltage	Vcc	4.5	5.0	5.5	v	
input voitage, low	VIL	- 0.5		0.8	v	
Input voltage, high	VIH	2.2		$V_{\rm CC}$ + 0.3	v	
Ambient temperature	TA	0		70	°C	

Note:

(1) $V_{IL} = -3.0 V$ minimum for 10 ns maximum pulse.



211 -2

DC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions			
Input leakage current	lu -	-2	2		μA	$V_{IN} = 0 V \text{ to } V_{CC}$			
Output leakage current	ILO	-2		2	μA	$V_{OUT} = 0 V$ to V_{CC} ; $\overline{CS} = V_{IH}$ or $\overline{WE} = V_{IL}$			
Standby supply current	IsB			30	mA	$\overline{CS} = V_{IH}; V_{IN} \approx V_{IH} \text{ or } V_{IL}$			
	ISB1			2	mA	$\overline{CS} \ge V_{CC} - 0.2 \text{ V}; \text{ V}_{IN} \le 0.2 \text{ V} \text{ or } \ge V_{CC} - 0.2 \text{ V}$			
Output voltage, low	Vol			0.4	v	I _{OL} = 8.0 mA			
Output voltage, high	V _{он}	2.4			v	$l_{OH} = -4.0 \text{ mA}$			

AC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

		μPD431001-20		μPD43	μPD431001-25	μPD43100	1001-35			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	
Read Operation										
Operating supply current	lcc		140		120		100	mA	$ \overline{CS} = V_{IL}; t_{RC} = t_{RC} \text{ (min)}; I_{OUT} = 0 \text{ mA} $	
Read cycle time	tRC	20		25		35		ns	(Note 2)	
Read access time	t _{AA}		20		25		35	ns		
Chip select access time	tACS		20		25		35	ns		
Output hold from address change	t _{он}	5		5		5		ns		
Chip select to output in low-Z	t _{CLZ}	5		5		5		ns	(Note 3)	
Chip deselect to output in high-Z	tCHZ	0	8	0	10	0	15	ns	(Note 4)	
Write Operation									······	
Write cycle time	twc	20		25		35		ns	(Note 2)	
Chip select to end of write	tcw	15		20		30		ns		
Address valid to end of write	tAW	15		20		30		ns		
Address setup time	tAS	0		0		0		ns		
Write pulse width	twp	15		15		25		ns		
Write recovery time	twn	3		3		3		ns		
Data valid to end of write	t _{DW}	12		15		20		ns		
Data hold time	t _{DH}	0		0		0		ns		
Write enable to output in high-Z	twnz		8	0	10	0	10	ns	(Note 4)	
Output active from end of write	tow	0		0		0		ns	(Note 3)	

Notes:

 Input pulse levels = GND to 3.0 V; input pulse rise and fall time = 3 ns; timing reference levels = 1.5 V; see figures 1 and 2 for the output load.

- (3) The transition is measured ±200 mV from steady-state voltage with the load shown in figure 2.
- (2) All read and write cycle timings are referenced from the last valid address to the first transitioning address.
- (4) The transition is measured at V_{OL} + 200 mV and V_{OH} 200 mV with the load shown in figure 2.

21a

µPD431001



Figure 1. Output Load



Figure 2. Output Load for t_{CHZ}, t_{CLZ}, t_{OW}, and t_{WHZ}





Timing Waveforms

Address Access Cycle



Chip Select Access Cycle





Timing Waveforms (cont)

WE-Controlled Write Cycle





Timing Waveforms (cont)

CS-Controlled Write Cycle

