

Description

The μPD431001 is a 1,048,576-word by 1-bit static RAM fabricated with advanced silicon-gate technology. A unique design that uses CMOS peripheral circuits and N-channel memory cells with polysilicon resistors makes the μPD431001 a high-speed device that requires no clock or refreshing. The μPD431001 is available in 28-pin plastic SOJ packaging.

Features


- 1,048,576-word x 1-bit organization
- Single + 5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Separated data input and output
- Three-state outputs
- Power dissipation
 - 140 mA max (active)
 - 2 mA max (standby)
- Standard 400-mil, 28-pin plastic SOJ packaging

Ordering Information

| Part Number | Access Time (max) | Package |
|----------------|-------------------|--------------------|
| μPD431001LE-20 | 20 ns | 28-pin plastic SOJ |
| LE-25 | 25 ns | |
| LE-35 | 35 ns | |

Pin Configuration

28-Pin Plastic SOJ



Pin Identification

| Symbol | Function |
|----------------------------------|-----------------------|
| A ₀ - A ₁₉ | Address inputs |
| D _{IN} | Data input |
| D _{OUT} | Data output |
| $\overline{\text{CS}}$ | Chip select |
| WE | Write enable |
| GND | Ground |
| V _{CC} | + 5-volt power supply |
| NC | No connection |

21a

Absolute Maximum Ratings

| | |
|---|---------------------------------|
| Power supply voltage, V _{CC} | -0.5 to +7.0 V |
| Input voltage, V _{IN} (Note 1) | -0.5 to V _{CC} + 0.3 V |
| Output voltage, V _{OUT} | -0.5 to V _{CC} + 0.3 V |
| Operating temperature, T _{OPR} | 0 to +70°C |
| Storage temperature, T _{STG} | -55 to +125°C |

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Notes:

(1) V_{IN} = - 3.0 V minimum for 10 ns maximum pulse.

Truth Table

| CS | WE | Function | D _{OUT} | I _{CC} |
|----|----|--------------|------------------|-----------------|
| H | X | Not selected | High-Z | Standby |
| L | H | Read | Output data | Active |
| L | L | Write | High-Z | Active |

Note:

(1) X = don't care

Capacitance

T_A = +25°C; f = 1 MHz (Note 1); V_{IN} and V_{OUT} = 0 V

| Parameter | Symbol | Min | Typ | Max | Unit |
|--------------------|----------------|-----|-----|-----|------|
| Input capacitance | C _I | | | 6 | pF |
| Output capacitance | C _O | | | 10 | pF |

Notes:

(1) This parameter is sampled and not 100% tested.


Recommended Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Unit |
|---------------------|-----------------|-------|-----|-----------------------|------|
| Supply voltage | V _{CC} | 4.5 | 5.0 | 5.5 | V |
| Input voltage, low | V _{IL} | - 0.5 | | 0.8 | V |
| Input voltage, high | V _{IH} | 2.2 | | V _{CC} + 0.3 | V |
| Ambient temperature | T _A | 0 | | 70 | °C |

Note:

(1) V_{IL} = - 3.0 V minimum for 10 ns maximum pulse.

Block Diagram



83SL-66038

DC Characteristics

$T_A = 0 \text{ to } +70^\circ\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
|------------------------|-----------|-----|-----|-----|------|--|
| Input leakage current | I_{LI} | -2 | | 2 | μA | $V_{IN} = 0 \text{ V to } V_{CC}$ |
| Output leakage current | I_{LO} | -2 | | 2 | μA | $V_{OUT} = 0 \text{ V to } V_{CC}; \overline{CS} = V_{IH} \text{ or } \overline{WE} = V_{IL}$ |
| Standby supply current | I_{SB} | | | 30 | mA | $\overline{CS} = V_{IH}; V_{IN} = V_{IH} \text{ or } V_{IL}$ |
| | I_{SB1} | | | 2 | mA | $\overline{CS} \geq V_{CC} - 0.2 \text{ V}; V_{IN} \leq 0.2 \text{ V or } \geq V_{CC} - 0.2 \text{ V}$ |
| Output voltage, low | V_{OL} | | | 0.4 | V | $I_{OL} = 8.0 \text{ mA}$ |
| Output voltage, high | V_{OH} | 2.4 | | | V | $I_{OH} = -4.0 \text{ mA}$ |

AC Characteristics

$T_A = 0 \text{ to } +70^\circ\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

| Parameter | Symbol | μPD431001-20 | | μPD431001-25 | | μPD431001-35 | | Unit | Test Conditions |
|-----------------------------------|------------------|--------------|-----|--------------|-----|--------------|-----|------|---|
| | | Min | Max | Min | Max | Min | Max | | |
| Read Operation | | | | | | | | | |
| Operating supply current | I _{CC} | | 140 | | 120 | | 100 | mA | $\overline{CS} = V_{IL}; t_{RC} = t_{RC} \text{ (min)}; I_{OUT} = 0 \text{ mA}$ |
| Read cycle time | t _{RC} | 20 | | 25 | | 35 | | ns | (Note 2) |
| Read access time | t _{AA} | | 20 | | 25 | | 35 | ns | |
| Chip select access time | t _{ACS} | | 20 | | 25 | | 35 | ns | |
| Output hold from address change | t _{OH} | 5 | | 5 | | 5 | | ns | |
| Chip select to output in low-Z | t _{CLZ} | 5 | | 5 | | 5 | | ns | (Note 3) |
| Chip deselect to output in high-Z | t _{CHZ} | 0 | 8 | 0 | 10 | 0 | 15 | ns | (Note 4) |
| Write Operation | | | | | | | | | |
| Write cycle time | t _{WC} | 20 | | 25 | | 35 | | ns | (Note 2) |
| Chip select to end of write | t _{CW} | 15 | | 20 | | 30 | | ns | |
| Address valid to end of write | t _{AW} | 15 | | 20 | | 30 | | ns | |
| Address setup time | t _{AS} | 0 | | 0 | | 0 | | ns | |
| Write pulse width | t _{WP} | 15 | | 15 | | 25 | | ns | |
| Write recovery time | t _{WR} | 3 | | 3 | | 3 | | ns | |
| Data valid to end of write | t _{DW} | 12 | | 15 | | 20 | | ns | |
| Data hold time | t _{DH} | 0 | | 0 | | 0 | | ns | |
| Write enable to output in high-Z | t _{WHZ} | | 8 | 0 | 10 | 0 | 10 | ns | (Note 4) |
| Output active from end of write | t _{OW} | 0 | | 0 | | 0 | | ns | (Note 3) |

Notes:

- (1) Input pulse levels = GND to 3.0 V; input pulse rise and fall time = 3 ns; timing reference levels = 1.5 V; see figures 1 and 2 for the output load.
- (2) All read and write cycle timings are referenced from the last valid address to the first transitioning address.
- (3) The transition is measured $\pm 200 \text{ mV}$ from steady-state voltage with the load shown in figure 2.
- (4) The transition is measured at $V_{OL} + 200 \text{ mV}$ and $V_{OH} - 200 \text{ mV}$ with the load shown in figure 2.

21a

Figure 1. Output Load






Figure 2. Output Load for t_{CHZ} , t_{CLZ} , t_{OW} , and t_{WHZ}




Timing Waveforms

Address Access Cycle




Chip Select Access Cycle



21a


Timing Waveforms (cont)

\overline{WE} -Controlled Write Cycle



Timing Waveforms (cont)

\overline{CS} -Controlled Write Cycle



21a