

1 M-BIT DYNAMIC RAM
64K-WORD BY 16-BIT, HYPER PAGE MODE (EDO), BYTE READ/WRITE MODE**Description**

The μ PD421165 is a 65,536 words by 16 bits CMOS dynamic RAM with optional hyper page mode (EDO).

Hyper page mode (EDO) is a kind of the page mode and is useful for the read operation.

The μ PD421165 is packaged in 44-pin plastic TSOP (II) and 40-pin plastic SOJ.

Features

- Hyper page mode (EDO)
- 65,536 words by 16 bits organization
- Single +5.0 V $\pm 10\%$ power supply
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh
- 256 refresh cycles/4 ms

Part number	Power consumption		Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode (EDO) cycle time (MIN.)
	Active (MAX.)	Standby (MAX.)			
μ PD421165-25-A	632.5 mW	5.5 mW (CMOS level input)	70 ns	124 ns	25 ns
μ PD421165-30-A					30 ns
μ PD421165-25					25 ns
μ PD421165-30					30 ns
μ PD421165-35					35 ns

The information in this document is subject to change without notice.


Ordering Information

Part number	Access time (MAX.)	Hyper page mode (EDO) cycle time (MIN.)	Package	Refresh
μ PD421165G5-25-A	70 ns	25 ns	44-pin plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
μ PD421165G5-30-A	70 ns	30 ns		$\overline{\text{RAS}}$ only refresh
μ PD421165G5-25	70 ns	25 ns		Hidden refresh
μ PD421165G5-30	70 ns	30 ns		
μ PD421165G5-35	70 ns	35 ns		
μ PD421165LE-25-A	70 ns	25 ns	40-pin plastic SOJ (400 mil)	
μ PD421165LE-30-A	70 ns	30 ns		
μ PD421165LE-25	70 ns	25 ns		
μ PD421165LE-30	70 ns	30 ns		
μ PD421165LE-35	70 ns	35 ns		


■ 6427525 0091354 242 ■

Pin Configurations (Marking Side)

44-pin Plastic TSOP (II) (400 mil)




40-pin Plastic SOJ (400 mil)



- A0 to A7 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- $\overline{\text{RAS}}$: Row Address Strobe
- $\overline{\text{UCAS}}$: Column Address Strobe (upper)
- $\overline{\text{LCAS}}$: Column Address Strobe (lower)
- $\overline{\text{WE}}$: Write Enable
- $\overline{\text{OE}}$: Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

6427525 0091355 189

Block Diagram



6427525 0091356 015

Input/Output Pin Functions

The μ PD421165 has input pins $\overline{RAS}$, $\overline{CAS}$ ^{Note}, $\overline{WE}$, $\overline{OE}$, A0 to A7 and input/output pins I/O1 to I/O16.

Pin name	Input/Output	Function
$\overline{RAS}$ (Row address strobe)	Input	$\overline{RAS}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{CAS}$ before $\overline{RAS}$ refresh
$\overline{CAS}$ (Column address strobe)	Input	$\overline{CAS}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A7 (Address inputs)	Input	Address bus. Input total 16-bit of address signal, upper 8-bit and lower 8-bit in sequence (address multiplex method). Therefore, one word is selected from 65,536-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{RAS}$. Then, switch the address bus to column address and activate $\overline{CAS}$. Each address is taken into the device when $\overline{RAS}$ and $\overline{CAS}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of $\overline{RAS}$ and $\overline{CAS}$.
$\overline{WE}$ (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{RAS}$, $\overline{CAS}$ and $\overline{WE}$.
$\overline{OE}$ (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{RAS}$, $\overline{CAS}$ and $\overline{OE}$. If $\overline{WE}$ is activated during read operation, $\overline{OE}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O16 (Data inputs/outputs)	Input/Output	16-bit data bus. I/O1 to I/O16 are used to input/output data.

Note $\overline{CAS}$ means $\overline{UCAS}$ and $\overline{LCAS}$.

Cautions when using the hyper page mode (EDO)

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Electrical Specifications

- $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(\text{MIN.})}$), wait more than 100 μs ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ inactive) and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V_T		-1.0 to +7.0	V
Supply voltage	V_{CC}		-1.0 to +7.0	V
Output current	I_O		50	mA
Power dissipation	P_D		1	W
Operating ambient temperature	T_A		0 to +70	°C
Storage temperature	T_{STG}		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC}		4.5	5.0	5.5	V
High level input voltage	V_{IH}		2.4		$V_{CC} + 1.0$	V
Low level input voltage	V_{IL}		-1.0		+0.8	V
Operating ambient temperature	T_A		0		70	°C

Capacitance ($T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{I1}	Address			5	pF
	C_{I2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$			7	
Data input/output capacitance	$C_{I/O}$	I/O			7	pF

DC Characteristics (Recommended operating conditions unless otherwise noted)


Parameter	Symbol	Test condition		MIN.	MAX.	Unit	Notes
Operating current	I _{CC1}	$\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}), I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$		115	mA	1, 2, 3
Standby current	I _{CC2}	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.}), I_{\text{O}} = 0 \text{ mA}$			2.0	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_{\text{O}} = 0 \text{ mA}$			1.0		
$\overline{\text{RAS}}$ only refresh current	I _{CC3}	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}), I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$		115	mA	1, 2, 3, 4
Operating current (Hyper page mode (EDO))	I _{CC4}	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.}), \overline{\text{CAS}}$ cycling $t_{\text{HPC}} = t_{\text{HPC}}(\text{MIN.}), I_{\text{O}} = 0 \text{ mA}$	$t_{\text{HPC}} = 25 \text{ ns}$		115	mA	1, 2, 5
			$t_{\text{HPC}} = 30 \text{ ns}$		105		
			$t_{\text{HPC}} = 35 \text{ ns}$		95		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I _{CC5}	$\overline{\text{RAS}}$ cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}), I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$		115	mA	1, 2
Input leakage current	I _{I(L)}	$V_{\text{I}} = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V		-10	+10	μA	
Output leakage current	I _{O(L)}	$V_{\text{O}} = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)		-10	+10	μA	
High level output voltage	V _{OH}	$I_{\text{O}} = -2.5 \text{ mA}$		2.4		V	
Low level output voltage	V _{OL}	$I_{\text{O}} = +2.1 \text{ mA}$			0.4	V	

- Notes**
1. I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} depend on cycle rates (t_{RC} and t_{HPC}).
 2. Specified values are obtained with outputs unloaded.
 3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.})$ and $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$.
 4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 5. I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.

AC Characteristics (Recommended Operating Conditions unless otherwise noted)


AC Characteristics Test Conditions

(1) Input timing specification




(2) Output timing specification


• μPD421165



• μPD421165-A



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	tHPC = 25 ns		tHPC = 30 ns		tHPC = 35 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	tRC	124	—	124	—	124	—	ns	
RAS precharge time	tRP	50	—	50	—	50	—	ns	
CAS precharge time	tCPN	10	—	10	—	10	—	ns	
RAS pulse width	tRAS	70	10,000	70	10,000	70	10,000	ns	
CAS pulse width	tCAS	10	10,000	12	10,000	15	10,000	ns	
RAS hold time	tRSH	20	—	20	—	20	—	ns	
CAS hold time	tCSH	70	—	70	—	70	—	ns	
RAS to CAS delay time	tRCD	20	55	20	52	20	50	ns	1
RAS to column address delay time	tRAD	15	40	15	35	15	30	ns	1
CAS to RAS precharge time	tCRP	5	—	5	—	5	—	ns	2
Row address setup time	tASR	0	—	0	—	0	—	ns	
Row address hold time	tRAH	10	—	10	—	10	—	ns	
Column address setup time	tASC	0	—	0	—	0	—	ns	
Column address hold time	tCAH	10	—	12	—	15	—	ns	
OE lead time referenced to RAS	tOES	0	—	0	—	0	—	ns	
CAS to data setup time	tCLZ	0	—	0	—	0	—	ns	
OE to data setup time	tOLZ	0	—	0	—	0	—	ns	
OE to data delay time	tOED	15	—	15	—	15	—	ns	
Masked byte write hold time referenced to RAS	tMRH	0	—	0	—	0	—	ns	
Transition time (rise and fall)	t _r	1	50	1	50	1	50	ns	
Refresh time	tREF	—	4	—	4	—	4	ms	

Notes 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from RAS
$t_{RAD} \leq t_{RAD} (MAX.)$ and $t_{RCD} \leq t_{RCD} (MAX.)$	$t_{RAC} (MAX.)$	$t_{RAC} (MAX.)$
$t_{RAD} > t_{RAD} (MAX.)$ and $t_{RCD} \leq t_{RCD} (MAX.)$	$t_{AA} (MAX.)$	$t_{RAD} + t_{AA} (MAX.)$
$t_{RCD} > t_{RCD} (MAX.)$	$t_{CAC} (MAX.)$	$t_{RCD} + t_{CAC} (MAX.)$

$t_{RAD} (MAX.)$ and $t_{RCD} (MAX.)$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{RAD} \geq t_{RAD} (MAX.)$ and $t_{RCD} \geq t_{RCD} (MAX.)$ will not cause any operation problems.

2. tCRP (MIN.) requirement is applied to RAS, CAS cycles.

Read Cycle

Parameter	Symbol	t _{HPC} = 25 ns		t _{HPC} = 30 ns		t _{HPC} = 35 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access time from $\overline{\text{RAS}}$	t _{RAC}	—	70	—	70	—	70	ns	1
Access time from $\overline{\text{CAS}}$	μPD421165-A t _{CAC}	—	20	—	20	—	—	ns	1
	μPD421165 t _{CAC}	—	15	—	18	—	20		
Access time from column address	t _{AA}	—	30	—	35	—	40	ns	1
Access time from $\overline{\text{OE}}$	t _{OE A}	—	20	—	20	—	20	ns	
Column address lead time referenced to $\overline{\text{RAS}}$	t _{RA L}	30	—	35	—	40	—	ns	
Read command setup time	t _{RCS}	0	—	0	—	0	—	ns	
Read command hold time referenced to $\overline{\text{RAS}}$	t _{RRH}	0	—	0	—	0	—	ns	2
Read command hold time referenced to $\overline{\text{CAS}}$	t _{RCH}	0	—	0	—	0	—	ns	2
Output buffer turn-off delay time from $\overline{\text{OE}}$	t _{OEZ}	0	15	0	15	0	15	ns	3
$\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$	t _{CHO}	5	—	5	—	5	—	ns	

Notes 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
t _{RA D} ≤ t _{RA D} (MAX.) and t _{RC D} ≤ t _{RC D} (MAX.)	t _{RAC} (MAX.)	t _{RAC} (MAX.)
t _{RA D} > t _{RA D} (MAX.) and t _{RC D} ≤ t _{RC D} (MAX.)	t _{AA} (MAX.)	t _{RA D} + t _{AA} (MAX.)
t _{RC D} > t _{RC D} (MAX.)	t _{CAC} (MAX.)	t _{RC D} + t _{CAC} (MAX.)

t_{RA D} (MAX.) and t_{RC D} (MAX.) are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC}, t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions t_{RA D} ≥ t_{RA D} (MAX.) and t_{RC D} ≥ t_{RC D} (MAX.) will not cause any operation problems.

2. Either t_{RCH} (MIN.) or t_{RRH} (MIN.) should be met in read cycles.
3. t_{OEZ} (MAX.) defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL}.

Write Cycle

Parameter	Symbol	t _{HPC} = 25 ns		t _{HPC} = 30 ns		t _{HPC} = 35 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{\text{WE}}$ hold time referenced to $\overline{\text{CAS}}$	t _{WCH}	10	—	12	—	15	—	ns	1
$\overline{\text{WE}}$ pulse width	t _{WP}	10	—	12	—	15	—	ns	1
$\overline{\text{WE}}$ lead time referenced to $\overline{\text{RAS}}$	t _{RWL}	20	—	20	—	20	—	ns	
$\overline{\text{WE}}$ lead time referenced to $\overline{\text{CAS}}$	t _{CWL}	10	—	12	—	15	—	ns	
$\overline{\text{WE}}$ setup time	t _{WCS}	0	—	0	—	0	—	ns	2
$\overline{\text{OE}}$ hold time	t _{OEH}	0	—	0	—	0	—	ns	
Data-in setup time	t _{DS}	0	—	0	—	0	—	ns	3
Data-in hold time	t _{DH}	10	—	12	—	15	—	ns	3

- Notes**
1. t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH} (MIN.) should be met.
 2. If t_{WCS} $\geq$ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the $\overline{\text{CAS}}$ falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the $\overline{\text{WE}}$ falling edge.

Read Modify Write Cycle

Parameter	Symbol	t _{HPC} = 25 ns		t _{HPC} = 30 ns		t _{HPC} = 35 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read modify write cycle time	t _{RWC}	165	—	165	—	165	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t _{RWD}	89	—	89	—	89	—	ns	1
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t _{CWD}	34	—	37	—	39	—	ns	1
Column address to $\overline{\text{WE}}$ delay time	t _{AWD}	49	—	54	—	59	—	ns	1

- Note**
1. If t_{WCS} $\geq$ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} $\geq$ t_{RWD} (MIN.), t_{CWD} $\geq$ t_{CWD} (MIN.), t_{AWD} $\geq$ t_{AWD} (MIN.) and t_{CPWD} $\geq$ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode (EDO)

Parameter	Symbol	tHPC = 25 ns		tHPC = 30 ns		tHPC = 35 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	tHPC	25	—	30	—	35	—	ns	1
RAS pulse width	tRASP	70	125,000	70	125,000	70	125,000	ns	
CAS pulse width	tHCAS	10	10,000	12	10,000	15	10,000	ns	
CAS precharge time	tCP	10	—	10	—	10	—	ns	
Access time from CAS precharge	tACP	—	33	—	40	—	45	ns	
CAS precharge to WE delay time	tCPWD	54	—	59	—	64	—	ns	2
RAS hold time from CAS precharge	tRHCP	35	—	40	—	45	—	ns	
Read modify write cycle time	tHPRWC	68	—	75	—	83	—	ns	
Data output hold time	tOHC	5	—	5	—	5	—	ns	
OE to CAS hold time	tOCH	5	—	5	—	5	—	ns	4
OE precharge time	tOEP	5	—	5	—	5	—	ns	
Output buffer turn-off delay from WE	tWEZ	0	15	0	15	0	15	ns	3,4
WE pulse width	tWPZ	10	—	10	—	10	—	ns	4
Output buffer turn-off delay from RAS	tOFFR	0	15	0	15	0	15	ns	3,4
Output buffer turn-off delay from CAS	tOFFC	0	15	0	15	0	15	ns	3,4
Access time from previous WE (Hyper page mode (EDO) read modify write cycle)	tAWE	—	55	—	65	—	75	ns	
Access time from previous CAS (Hyper page mode (EDO) write and read cycle)	tACE	—	55	—	65	—	75	ns	

Notes 1. tHPC (MIN.) is applied to CAS access.


2. If $tWCS \geq tWCS(MIN.)$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $tRWD \geq tRWD(MIN.)$, $tCWD \geq tCWD(MIN.)$, $tAWD \geq tAWD(MIN.)$ and $tCPWD \geq tCPWD(MIN.)$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
3. tOFC (MAX.), tOFFR (MAX.) and tWEZ (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to V_{OH} or V_{OL}.
4. To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on state of each signal.
 - (1) Both RAS and CAS are inactive (at the end of the read cycle)
 WE: inactive, OE: active
 tOFC is effective when RAS is inactivated before CAS is inactivated.
 tOFFR is effective when CAS is inactivated before RAS is inactivated.
 - (2) Both RAS and CAS are active or either RAS or CAS is active (in read cycle)
 WE, OE: inactive tOZ is effective.
 - (3) Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)
 WE, OE: active and either tRRH or tRCH must be met tWEZ and tWPZ are effective.
 - (4) WE: inactive (in read cycle)
 CAS: inactive, OE: active tCHO is effective.
 CAS, OE: active tOCH is effective.

Refresh Cycle


Parameter	Symbol	t _{HPC} = 25 ns		t _{HPC} = 30 ns		t _{HPC} = 35 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
CAS setup time	t _{CS#}	5	—	5	—	5	—	ns	
CAS hold time (CAS before RAS refresh)	t _{CHR}	10	—	10	—	10	—	ns	
RAS precharge CAS hold time	t _{RPC}	5	—	5	—	5	—	ns	
WE hold time	t _{WHR}	15	—	15	—	15	—	ns	

6427525 0091367 9T0

Read Cycle




Upper Byte Read Cycle




Remark L I/O: Hi-Z

Lower Byte Read Cycle




Remark U I/O: Hi-Z

Early Write Cycle




Remark $\overline{\text{OE}}$: Don't care

Upper Byte Early Write Cycle




Remark $\overline{\text{OE}}$, L I/O: Don't care

Lower Byte Early Write Cycle




Remark $\overline{OE}$, U I/O: Don't care

Late Write Cycle




Upper Byte Late Write Cycle




Remark L I/O: Don't care

Lower Byte Late Write Cycle



Remark U I/O: Don't care

Read Modify Write Cycle




[illegible]

564

6427525 0091378 786

Lower Byte Read Modify Write Cycle



Remark In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.

566

6427525 0091380 334


[illegible]

- Remark**
1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.
 2. This cycle can be used to control either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ only. Or, it can be used to control $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ simultaneously, or at random.

[illegible]


6427525 0091382 107

Hyper Page Mode (EDO) Read Cycle ($\overline{\text{OE}}$ Control)



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode (EDO) Early Write Cycle




Remarks 1. $\overline{OE}$: Don't care

2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{CAS}$ cycles within the same $\overline{RAS}$ cycle.

[illegible]

2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.
3. This cycle can be used to control either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ only. Or, it can be used to control $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ simultaneously, or at random.


Hyper Page Mode (EDO) Late Write Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

- Remarks**
1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.
 2. This cycle can be used to control either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ only. Or, it can be used to control $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ simultaneously, or at random.

Hyper Page Mode (EDO) Read Modify Write Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

[illegible]


- Remarks**
1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.
 2. This cycle can be used to control either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ only. Or, it can be used to control $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ simultaneously, or at random.

Hyper Page Mode (EDO) Read and Write Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode (EDO) Write and Read Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

CAS Before RAS Refresh Cycle




Remark Address, $\overline{WE}$, $\overline{OE}$: Don't care L I/O, U I/O: Hi-Z

RAS Only Refresh Cycle




Remark $\overline{WE}$, $\overline{OE}$: Don't care L I/O, U I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark $\overline{\text{OE}}$: Don't care

Package Drawings

44 PIN PLASTIC TSOP(II) (400 mil)




NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	18.63 MAX.	0.734 MAX.
B	0.93 MAX.	0.037 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	$0.32^{+0.08}_{-0.07}$	0.013 ± 0.003
E	0.1 ± 0.05	0.004 ± 0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	11.76 ± 0.2	0.463 ± 0.008
I	10.16 ± 0.1	0.400 ± 0.004
J	0.8 ± 0.2	$0.031^{+0.009}_{-0.008}$
K	$0.145^{+0.025}_{-0.015}$	0.006 ± 0.001
L	0.5 ± 0.1	$0.020^{+0.004}_{-0.005}$
M	0.13	0.005
N	0.10	0.004
P	$3^{\circ} + 7^{\circ}_{-3^{\circ}}$	$3^{\circ} + 7^{\circ}_{-3^{\circ}}$

S44G5-80-7JF4

40 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
B	26.29 ^{+0.2} _{-0.35}	1.035 ^{+0.008} _{-0.014}
C	10.16	0.400
D	11.18±0.2	0.440±0.008
E	1.08±0.15	0.043 ^{+0.006} _{-0.007}
F	0.7	0.028
G	3.5±0.2	0.138±0.008
H	2.4±0.2	0.094 ^{+0.009} _{-0.008}
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27(T.P.)	0.050(T.P.)
M	0.40±0.10	0.016 ^{+0.004} _{-0.005}
N	0.12	0.005
P	9.40±0.20	0.370±0.008
Q	0.15	0.006
T	R0.85	R0.033
U	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}

P40LE-400A-2

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD421165.

Types of Surface Mount Device

μ PD421165G5: 44-pin plastic TSOP (II) (400 mil)

μ PD421165LE: 40-pin plastic SOJ (400 mil)