Company A TDK Group

SSI 73K224L V.22bis/V.22/V.21. Bell 212A/103 Single-Chip Modem

T-75-33-05 November 1991

FEATURES


DESCRIPTION

The SSI 73K224L is a highly integrated single-chip modem IC which provides the functions needed to construct a V.22bis compatible modem, capable of 2400 bit/s full-duplex operation over dial-up lines. The SSI 73K224L offers excellent performance and a high level of functional integration in a single 28-pin DIP. This device supports V.22bis, V.22, V.21, Bell 212A and Bell 103 modes of operation, allowing both synchronous and asynchronous communication. The SSI 73K224L is designed to appear to the systems designer as a microprocessor peripheral, and will easily interface with popular single-chip microprocessors (80C51 typical) for control of modern functions through its 8-bit multiplexed address/data bus or via an optional serial control bus. An ALE control line simplifies address demultiplexing. Data communications normally occur through a separate serial port. The SSI 73K224L is pin and software compatible with the SSI 73K212L and SSI 73K222L single-chip modem ICs, allowing system upgrades with a single component change.

The SSI 73K224L operates from a single +5 volt supply for low power consumption.

The SSI 73K224L is ideal for use in either free-standing or integral system modern products where full-duplex (Continued)

- One-chip multi-mode V.22bis/V.22/V.21 and Bell 212A/103 compatible modern data pump
- FSK (300 bit/s), DPSK (600, 1200 bit/s), or QAM (2400 bit/s) encoding
- Pin and software compatible with other SSI K-Series 1-chip modems
- Interfaces directly with standard microprocessors (8048, 80C51 typical)
- Parallel microprocessor bus (28-pin DIP, 32- and 44-pin PLCC) for control
- Selectable asynch/synch with internal buffer/ debuffer and scrambler/descrambler functions
- All synchronous and asynchronous operating modes (internal, external, slave)
- Adaptive equalization for optimum performance over all lines
- Programmable transmit attenuation (16 dB, 1 dB steps), selectable receive boost (+12 dB)
- Call progress, carrier, answer tone, unscrambled mark, S1, and signal quality monitors
- DTMF, answer and guard tone generators
- Test modes available: ALB, DL, RDL, Mark, Space, Alternating bit, S1 pattern
- CMOS technology for low power consumption (typically 125 mW @ 5V) with power-down mode (15 mW @ 5V)
- TTL and CMOS compatible inputs and outputs



1191 - rev.

T-75-33-05

DESCRIPTION (Continued)

2400 bit/s data communications over the 2-wire switched telephone network is desired. Its high functionality, low power consumption, and efficient packaging simplify design requirements and increase system reliability.

The SSI 73K224L is designed to be a complete V.22bis compatible modem on a chip. The complete modem requires only the addition of the phone line interface, a control microprocessor, and RS-232 level converter for a typical system. Many functions were included to simplify implementation of typical modern designs. In addition to the basic 2400 bit/s QAM, 600/1200 bit/s DPSK and 300 bit/s FSK modulator/demodulator sections, the device also includes SYNCH/ASYNCH converters, scrambler/descrambler, call progress tone detect, DTMF tone generator capabilities and handshake pattern detectors. V.22bis, V.22, V.21 and Bell 212A/103 modes are supported (synchronous and asynchronous) and test modes are provided for diagnostics. Most functions are selectable as options and logical defaults are provided.

OPERATION

QAM MODULATOR/DEMODULATOR

The SSI 73K224L encodes incoming data into quadbits represented by 16 possible signal points with specific phase and amplitude levels. The baseband signal is then filtered to reduce intersymbol interference on the bandlimited telephone network. The modulator transmits this encoded data using either a 1200 Hz (originate mode) or 2400 Hz (answer mode) carrier. The demodulator, although more complex, essentially reverses this procedure while also recovering the data clock from the incoming signal. Adaptive equalization corrects for varying line conditions by automatically changing filter parameters to compensate for line characteristics.

DPSK MODULATOR/DEMODULATOR

The SSI 73K224L modulates a serial bit stream into di-bit pairs that are represented by four possible phase shifts as prescribed by the Bell 212A/V.22 standards. The base-band signal is then filtered to reduce intersymbol interference on the bandlimited 2-wire PSTN line. Transmission occurs on either a 1200 Hz (originate mode) or 2400 Hz carrier (answer mode). Demodulation is the reverse of the modulation process, with the incoming analog signal eventually decoded into di-bits and converted back to a serial bit stream. The demodulator also recovers the clock which was encoded into the analog signal during modulation. Demodulation occurs using either a 1200 Hz carrier (answer mode or ALB originate mode) or a 2400 Hz carrier (originate mode or ALB answer mode). Adaptive equalization is also used in DPSK modes for optimum operation with varying line conditions.

FSK MODULATOR/DEMODULATOR

The FSK modulator produces a frequency modulated analog output signal using two discrete frequencies to represent the binary data. The Bell 103 standard frequencies of 1270 and 1070 Hz (originate mark and space) and 2225 and 2025 Hz (answer mark and space) are used when this mode is selected. V.21 mode uses 980 and 1180 Hz (originate, mark and space) or 1650 and 1850 Hz (answer, mark and space). Demodulation involves detecting the received frequencies and decoding them into the appropriate binary value. The rate converter and scrambler/ descrambler are bypassed in the FSK modes.

PASSBAND FILTERS AND EQUALIZERS

High and low band filters are included to shape the amplitude and phase response of the transmit and receive signals and provide compromise delay equalization and rejection of out-of-band signals. Amplitude and phase equalization are necessary to compensate for distortion of the transmission line and to reduce intersymbol interference in the bandlimited receive signal. The transmit signal filtering corresponds to a 75% square root of raised Cosine frequency response characteristic.

ASYNCHRONOUS MODE

The asynchronous mode is used for communication with asynchronous terminals which may communicate at 600,1200, or 2400 bit/s +1%, -2.5% even though the modem's output is limited to the nominal bit rate ±.01%. When transmitting in this mode the serial data on the TXD input is passed through a rate converter which inserts or deletes stop bits in the serial bit stream in order to output a signal that is the nominal bit rate ±.01%. This signal is then routed to a data scrambler and into the analog modulator where quad-bit/di-bit

T-75-33-05

encoding results in the output signal. Both the rate converter and scrambler can be bypassed for handshaking, FSK, and synchronous operation as selected. The device recognizes a break signal and handles it in accordance with Bell 212A specifications. Received data is processed in a similar fashion except that the rate converter now acts to reinsert any deleted stop bits and output data to the terminal at no greater than the bit rate plus 1%. An incoming break signal (low through two characters) will be passed through without incorrectly inserting a stop bit.

The SYNC/ASYNC converter also has an extended overspeed mode which allows selection of an output overspeed range of either +1% or +2.3%. In the extended overspeed mode, stop bits are output at 7/8 the normal width.

Similar to the transmit side, both the SYNC/ASYNC rate converter and the data descrambler are bypassed in the FSK modes.

SYNCHRONOUS MODE

Synchronous operation is possible only in the QAM or DPSK modes. Operation is similar to that of the asynchronous mode except that data must be synchronized to a provided clock and no variation in data transfer rate is allowable. Serial input data appearing at TXD must be valid on the rising edge of TXCLK.

TXCLK is an internally derived 1200 or 2400 Hz signal in internal mode and is connected internally to the RXCLK pin in slave mode. Receive data at the RXD pin is clocked out on the falling edge of RXCLK. The asynch/synch converter is bypassed when synchronous mode is selected and data is transmitted at the same rate as it is input.

PARALLEL BUS INTERFACE

Seven 8-bit registers are provided for control, option select, and status monitoring. These registers are addressed with the AD0, AD1, and AD2 multiplexed address lines (latched by ALE) and appear to a control microprocessor as seven consecutive memory locations. Five control registers are read/write memory. The detect and ID registers are read only and cannot be modified except by modem response to monitored parameters.

DTMF GENERATOR

The DTMF generator will output one of 16 standard tone pairs determined by a 4-bit binary value and the TX DTMF mode bit previously loaded into the tone register. Transmission of DTMF tones is initiated when the DTMF mode is selected and the transmit enable (CR0 bit D1) is changed from 0 to 1.

PIN DESCRIPTION

POWER

| NAME | 28-PIN | 32-PIN | 44-PIN | TYPE | DESCRIPTION | | | | |
|------|--------|--------|--------|------|---|--|--|--|--|
| GND | 28 | 32 | 44 | I | System Ground. | | | | |
| VDD | 15 | 17 | 23 | 1 | Power supply input, 5V -5% +10%. Bypass with .22 μF and μF capacitors to GND. | | | | |
| VREF | 26 | 30 | 42 | 0 | An internally generated reference voltage. Bypass with .22 μF capacitor to GND. | | | | |
| ISET | 24 | 27 | 36 | 1 | Chip current reference. Sets bias current for op-amps. The chip current is set by connecting this pin to VDD through a 2 $M\Omega$ resistor. Iset should be bypassed to GND with a .22 μF capacitor. | | | | |

PARALLEL MICROPROCESSOR INTERFACE

| NAME | 28-PIN | 32-PIN | 44-PIN | TYPE | DESCRIPTION |
|-------------|--------|---------|--------|------|---|
| ALE | 12 | 14 | 20 | ı | Address latch enable. The falling edge of ALE latches the address on AD0-AD2 and the chip select on CS. |
| AD0- AD7 | 4-11 | 4, 6-12 | 4,9-15 | 1/0 | Address/data bus. These bidirectional tri-state multi-plexed lines carry information to and from the internal registers. |
| CS | 20 | 23 | 32 | 1 | Chip select. A low on this pin allows a read cycle or a write cycle to occur. AD0-AD7 will not be driven and no registers will be written if CS (latched) is not active. CS is latched on the falling edge of ALE. |
| CLK | 1 | 1 | 1 | 0 | Output clock. This pin is selectable under processor control to be either the crystal frequency (for use as a processor clock) or 16 x the data rate for use as a baud rate clock in QAM/DPSK modes only. The pin defaults to the crystal frequency on reset. |
| ĪNT | 17 | 19 | 25 | 0 | Interrupt. This open drain weak pullup, output signal is used to inform the processor that a detect flag has occurred. The processor must then read the detect register to determine which detect triggered the interrupt. INT will stay active until the processor reads the detect register or does a full reset. |
| RD | 14 | 16 | 22 | I | Read. A low requests a read of the SSI 73K224L internal registers. Data cannot be output unless both RD and the latched CS are active or low. |
| RESET | 25 | 28 | 37 | 1 | Reset. An active high signal on this pin will put the chip into an inactive state. All control register bits (CR0, CR1, CR2, CR3, Tone) will be reset. The output of the CLK pin will be set to the crystal frequency. An internal pull down resistor permits power on reset using a capacitor to VDD. |
| WR | 13 | 15 | 21 | 1 | Write. A low on this informs the SSI 73K224L that data is available on AD0-AD7 for writing into an internal register. Data is latched on the rising edge of WR. No data is written unless both WR and the latched CS are active (low). |

The serial control mode is provided in the 28-pin version by tying ALE high and CS becomes DATA and AD0, AD1 and AD2 become A0, A1 and A2, respectively.

T-75-33-05

DTE USER INTERFACE

| NAME | 28-PIN | 32-PIN | 44-PIN | TYPE | DESCRIPTION | | | | | |
|-------|--------|--------|--------|------|--|--|--|--|--|--|
| EXCLK | 19 | 22 | 31 | I | External Clock. This signal is used in synchronous transmission when the external timing option has been selected. In the external timing mode the rising edge of EXCLK is used to strobe synchronous DPSK transmit data available on the TXD pin. Also used for serial control interface. | | | | | |
| RXCLK | 23 | 26 | 35 | 0 | Receive Clock. The falling edge of this clock output is coincide with the transitions in the serial received data output. The risin edge of RXCLK can be used to latch the valid output dat RXCLK will be active as long as a carrier is present. Received Digital Data Output. Serial receive data is available of the serial receive data is available. | | | | | |
| RXD | 22 | 25 | 34 | 0 | Received Digital Data Output. Serial receive data is available on this pin. The data is always valid on the rising edge of RXCLK when in synchronous mode. RXD will output constant marks if no carrier is detected. | | | | | |
| TXCLK | 18 | 20 | 26 | 0 | Transmit Clock. This signal is used in synchronous transmission to latch serial input data on the TXD pin. Data must be provided so that valid data is available on the rising edge of the TXCLK. The transmit clock is derived from different sources depending upon the synchronization mode selection. In Internal Mode the clock is generated internally. In External Mode TXCLK is phase locked to the EXCLK pin. In Slave Mode TXCLK is phase locked to the RXCLK pin. TXCLK is always active. | | | | | |
| TXD | 21 | 24 | 33 | ı | Transmit Digital Data Input. Serial data for transmission is input on this pin. In synchronous modes, the data must be valid on the rising edge of the TXCLK clock. In asynchronous modes (2400/1200/600 bit/s or 300 baud) no clocking is necessary. DPSK data must be +1%, -2.5% or +2.3%, -2.5% in extended overspeed mode. | | | | | |

ANALOG INTERFACE AND OSCILLATOR

| NAME | 28-PIN | 32-PIN | 44-PIN | TYPE | DESCRIPTION |
|--------------|--------|--------|--------|--------|--|
| RXA | 27 | 32 | 43 | ı | Received modulated analog signal input from the phone line. |
| TXA | 16 | 18 | 24 | 0 | Transmit analog output to the phone line. |
| XTL1 XTL2 | 2 3 | 2 3 | 2 3 | l I | These pins are for the internal crystal oscillator requiring a 11.0592 MHz parallel mode crystal. Two capacitors from these pins to ground are also required for proper crystal operation. Consult crystal manufacturer for proper values. XTL2 can also be driven from an external clock. |

T-75-33-05

REGISTER DESCRIPTIONS

Seven 8-bit internal registers are accessible for control and status monitoring. The registers are accessed in read or write operations by addressing the A0, A1 and A2 address lines in serial mode, or the AD0, AD1 and AD2 lines in parallel mode. The address lines are latched by ALE. Register CR0 controls the method by which data is transferred over the phone line. CR1 controls the interface between the microprocessor and

the SSI 73K224L internal state. DR is a detect register which provides an indication of monitored modem status conditions. TR, the tone control register, controls the DTMF generator, answer and guard tones and RXD output gate used in the modem initial connect sequence. CR2 is the primary DSP control interface and CR3 controls transmit attenuation and receive gain adjustments. All registers are read/write except for DR and ID which are read only. Register control and status bits are identified below:

REGISTER BIT SUMMARY


| | | ADDRESS | | | | DATA BIT | NUMBER | | | |
|-----------------------------|-----|---------|--------------------------|-------------------------------|-------------------------------|--------------------------|-------------------------|---------------------------|---------------------------------|-------------------------|
| REGISTE | R | AD - AD | D7 | D6 | D5 | D4 | D3 | D2 | D1 | DO |
| CONTROL REGISTER 0 | CR0 | 000 | MODULATION OPTION | MODULATION TYPE 1 | MODULATION TYPE 0 | TRANSMIT MODE 2 | TRANSMIT MODE 1 | TRANSMIT MODE 0 | TRANSMIT ENABLE | ANSWER/ ORIGINATE |
| CONTROL REGISTER 1 | CR1 | 001 | TRANSMIT PATTERN 1 | TRANSMET PATTERN 0 | ENABLE DETECT INTERRUPT | BYPASS SCRAMBLER | CLK CONTROL | RESET | TEST MODE 1 | TEST MODE 0 |
| DETECT REGISTER | DR | 010 | RECEIVE LEVEL | PATTERN St DET | RECEIVE DATA | UNSCRL MARK DETECT | CARRIER DETECT | SPECIAL TONE DETECT | CALL PROGRESS DETECT | SIGNAL |
| TONE CONTROL REGISTER | TR | 011 | RXD OUTPUT CONTROL | TRANSMIT GUARD TONE | TRANSMIT ANSWER TONE | TRANSMIT DTMF | DTMF3 | DTMF2 | DTMF1/ EXTENDED OVERSPEED | DTMF0/GUARD/ ANSWER |
| CONTROL REGISTER 2 | CR2 | 100 | | SPECIAL REGISTER ACCESS | CALL INITIAUZE | TRANSMIT S1 | 16 WAY | RESET DSP | TRAIN INHIBIT | EQUALIZER ENABLE |
| CONTROL REGISTER 3 | CR3 | 101 | TXDALT | | | RECEIVE GAIN BOOST | TRANSMIT ATTEN. 3 | TRANSMIT ATTEN. 2 | TRANSMIT ATTEN. 1 | TRANSMIT ATTEN. 0 |
| SPECIAL REGISTER | SR | 101 | | TX BAUD CLOCK | RX UNSCR. DATA | | TXD SOURCE | SQ SELECT 1 | SQ SELECT 0 | |
| ID REGISTER | ID | 110 | ID | ID | ID | iD | | USER DEFINAB | LE PERSONAUT | ! ' |

NOTE: When a register containing reserved control bits is written into, the reserved bits must be programmed as 0's.

T-75-33-05

1

REGISTER ADDRESS TABLE



00XX+73K212, 322, 32 01XX+73K221, 302 10XX+73K222 1100=73K224

T-75-33-05

CONTROL REGISTER 0

| | D7 | | D6 | D5 | | | D4 | D3 | D2 | D1 | D0 | | | | | | | | | | | | | |
|----------------|------|------------------|---------------------------------------|------|----|------|-------------|---|---|-------------------------------------|--------------------------------------|--|--|--|--|--|--|--|--|---|---|---|--------------|--------------------------------|
| CR0 000 | MODE | | MODUL. TYPE 1 | MODU | | | ANSMITODE 2 | TRANSMIT MODE 1 | TRANSMIT MODE 0 | TRANSMIT ENABLE | ANSWER/ ORIGINATE | | | | | | | | | | | | | |
| BIT N | 10. | | NAME | CC | ND | ITIO | N | DESCRIPTION | ON | | | | | | | | | | | | | | | |
| D0 | | - | Answer/ Originate | | 0 | 1 | | Selects answ receive in lo | ver mode (tra w band). | nsmit in high | band, | | | | | | | | | | | | | |
| | | | | | 1 | | | Selects originate mode (transmit in low band, receive in high band). | | | | | | | | | | | | | | | | |
| D1 | | | Transmit | | 0 |) | | Disables tra | nsmit output a | at TXA. | | | | | | | | | | | | | | |
| | | Enable | | | 1 | | | | nsmit output a | | | | | | | | | | | | | | | |
| | | | | | | | | | smit Enable Answer Tone | | to 1 to allow | | | | | | | | | | | | | |
| | | | D5 | D4 | DЗ | D2 | | | | | | | | | | | | | | | | | | |
| D5, C D3, C | | Transmit Mode | 0 | 0 | 0 | 0 | | er down mod cept digital int | | ns | | | | | | | | | | | | | | |
| | | | | 0 | 0 | 0 | 1 | internally de data appear of TXCLK. | al synchronous mode. In this mode TXCLK ally derived 1200 or 2400 Hz signal. Serial ppearing at TXD must be valid on the rising CLK. Receive data is clocked out of RXD or edge of RXCLK. | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | 0 | 1 | 0 | internal syn | chronous, but LK pin, and a |
| | | | | 0 | 0 | 1 | 1 | Slave synchronous mode. Same operation synchronous modes. TXCLK is connected in the RXCLK pin in this mode. | | | ration as other ted internally to | | | | | | | | | | | | | |
| | | | | 0 | 1 | 0 | 0 | | nchronous mo its, 1 stop bit) | | naracter (1 start | | | | | | | | | | | | | |
| | | | | 0 | 1 | 0 | 1 | Selects asy bit, 7 data b | nchronous mo its, 1 stop bit) | ode - 9 bits/ch). | naracter (1 start | | | | | | | | | | | | | |
| | | | | 0 | 1 | 1 | 0 | | nchronous mo its, 1 stop bit) | | haracter (1 start | | | | | | | | | | | | | |
| | | | | 0 | 1 | 1 | 1 | Selects asy bit, 8 data b | nchronous mo its, Parity and | ode - 11 bits/ci d/or 1 or 2 sto | haracter (1 start op bits). | | | | | | | | | | | | | |
| İ | | | | 1 | 1 | 0 | 0 | Selects FSI | Coperation. | | | | | | | | | | | | | | | |
| | | | | | | D5 | | | | | | | | | | | | | | | | | | |
| D6,0 |)5 | 1 | Modulation Type | - | 1 | 0 | | QAM | | | | | | | | | | | | | | | | |
| | | | i ype | - | 0 | 0 | | DPSK | | | | | | | | | | | | | | | | |
| | | ١ | · · · · · · · · · · · · · · · · · · · | | 0 | 1 | | FSK | | | | | | | | | | | | | | | | |

V.22bis/V.22/V.21, Bell 212A/103 Single-Chip Modem

T-75-33-05

CONTROL REGISTER 0 (Continued)

| | D7 | | D6 | D6 D5 D4 | | | D3 | D2 | D1 | D0 | | |
|------------|----------------|--|---------------------|------------------|-------|----------------------------|---------------------------------|--------------------------|--------------------|----------------------|--|--|
| CR0 000 | | | MODUL. TYPE 1 | MODUL. TYPE 0 | 1 | | TRANSMIT TRANSMIT MODE 1 MODE 0 | | TRANSMIT ENABLE | ANSWER/ ORIGINATE | | |
| BIT N | BIT NO. NAME C | | | | ITION | | DESCRIPTION | | | | | |
| D7 | | | odulation Option | | 0 | | QAM selects FSK selects | 2400 bps. [103 mode. | PSK selects | 1200 bps. | | |
| | | | | 1 | | DPSK select FSK selects | • | | | | | |

CONTROL REGISTER 1

| | | D7 | | | ne ne | T 54 | | | 54 | 50 | | |
|------------|--------------|--------------|--------|--------------------------|--------------------------------|--|---|---------------------------|---------------------------|--------------------------|--|--|
| CR1 001 | | TRANSMIT TRA | | D6 NSMIT TERN 0 | D5 ENABLE DETECT INT. | BYPASS SCRAMB | CLK CONTROL | D2 RESET | TEST MODE 1 | TEST MODE 0 | | |
| BIT NO | BIT NO. NAME | | | | DITION | DESCRIPTION | | | | | | |
| | | | | D1 | D0 | | | | | | | |
| D1, D0 |) | Test M | ode | 0 | 0 | Selects no | ormal operation | ng mode. | | | | |
| | | | | 0 1 | | signal bac use the sa | opback mode ck to the receiv ame center fro ne TXA pin, tr | ver, and ca equency as | uses the re the transr | eceiver to nitter. To | | |
| | | | | 1 0 | | looped ba | emote digital ack to transm a mark. Data | it data inte | ernally, an | | | |
| | | | | 1 | 1 | | ocal digital loo XD and contir | • | • | • | | |
| D2 | | Rese | et | | 0 | Selects n | ormal operation | on. | | | | |
| | | | | | 1 | Resets modem to power down state. All control register bits (CR0, CR1, CR2, CR3 and Tone) are reset to zero except CR3 bit D2. The output of the clock pin will be set to the crystal frequency. | | | | | | |
| D3 | | Clock C | ontrol | | 0 | Selects 1 | 1.0592 MHz (| rystal ech | output at | CLK pin. | | |
| | | | | | 1 | Selects 16 X the data rate, output at CLK pin in DPSK/ QAM modes only. | | | | | | |

1-125

CONTROL REGISTER 1 (Continued)

| | |)7 | [| 06 | D5 | D4 | D3 | D2 | D1 | D0 | | |
|------------|-----------------------|----------------|---|--------------------|--------------------------|--|--|--|---|--|--|--|
| CR1 001 | | | | NSMIT TERN 0 | ENABLE DETECT INT. | BYPASS SCRAMB | CLK CONTROL | RESET | TEST MODE 1 | TEST MODE 0 | | |
| BIT NO | 0. | NAM | E | CON | DITION | DESCRIPTION | | | | | | |
| D4 | D4 Bypass Scramble | | | | 0 | Selects normal operation. DPSK data is passed through scrambler. | | | | | | |
| | | | | | 1 | Selects S routed are | Scrambler Bypound scramble | pass. Byper in the tra | oass DPS ansmit pat | K data is h. | | |
| D5 | | Enable D | | | 0 | Disables interrupt at INT pin. All interrupts are normally disabled in power down modes. | | | | | | |
| | | | | | 1 | with a cha answer to masked v is masked | INT output. A ange in status one and call I when the TX ed when TX DT sabled if the d | of DR bits progress of mable bit is TMF is acti | D1-D4 and letect inter s set. Can vated. All | D6. The mupts are rier detect interrupts | | |
| | | | | D7 | D6 | | | | | | | |
| D7, D6 | 6 | Trans Patte | | 0 | 0 | Selects normal data transmission as controlled by the state of the TXD pin. | | | | | | |
| | | | | 0 1 | | Selects an alternating mark/space transmit pattern for modem testing and handshaking. Also used for S1 pattern generation. See CR2 bit D4. | | | | | | |
| | | | | 1 | 0 | Selects a constant mark transmit pattern. | | | | | | |
| | | | | 1 | 1 | Selects a constant space transmit pattern. | | | | | | |

DETECT REGISTER

| | D | 7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
|-----------|----------------------|------|---|-----------------|--------------------------|-----------------------------------|--------------------------|-------------------------|--------------------------------|--|--|
| DR 010 | RECI LEV INDIC | | S1 PATTERN DETECT | RECEIVE DATA | UNSCR. MARK DETECT | CARR. DETECT | ANSWER TONE DETECT | CALL PROG. DETECT | SIGNAL QUALITY INDICATOR | | |
| BIT | TNO. NAME | | AME | CONDITION | DESC | DESCRIPTION | | | | | |
| D0 | 00 Signal Quality | | l Quality | 0 | Indica | Indicates normal received signal. | | | | | |
| | | | | 1 | Indica error | | eived signal | quality (ab | ove average | | |
| D1 | | Call | Progress | 0 | No ca | No call progress tone detected. | | | | | |
| | | E | Detect 1 Indicates pres progress dete the normal 35 | | | ess detectio | n circuitry is | activated | by energy in | | |

V.22bis/V.22/V.21, Bell 212A/103 Single-Chip Modem

T-75-33-05

DETECT REGISTER (Continued)

| | D. | 7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | |
|-----------|-----------------------|-------|-------------------------|-----------------|--|---|--------------------------|-------------------------|--------------------------------|--|--|--|
| DR 010 | RECE LEV INDICA | 'EL | S1 PATTERN DETECT | RECEIVE DATA | UNSCR. MARK DETECT | CARR. DETECT | ANSWER TONE DETECT | CALL PROG. | SIGNAL QUALITY INDICATOR | | | |
| BIT | NO. | N. | AME | CONDITION | DESC | RIPTION | | | | | | |
| D2 | | Answ | ver Tone | 0 | No an | swer tone d | etected. | | | | | |
| | Received | | | 1 | mode bit D0 | Indicates detection of 2225 Hz answer tone in Be mode (TR bit D0=0) or 2100 Hz if in CCITT mode (T bit D0=1). The device must be in originate mode to detection of answer tone. | | | | | | |
| D3 | | | | 0 | No ca | rrier detecte | d in the rece | in the receive channel. | | | | |
| | | | | 1 | Indicated carrier has been detected in the receive channel. | | | | | | | |
| D4 | | Unsc | rambled | 0 | No un | scrambled n | nark. | | | | | |
| | | | Mark | 1 | | | on of unscri | | narks in the by software. | | | |
| D5 | | | oceive Data | | data is | s the same a | | on the R | stream. This XD pin, but it | | | |
| D6 | | | Pattern | 0 | No S1 | pattern bei | ng received. | | | | | |
| | | D | etect | 1 | S1 pattern detected. Should be time qualified software. S1 pattern is defined as a double di (001100) unscrambled 1200 bit/s DPSK signal. F tern must be aligned with baud clock to be detected. | | | | | | | |
| D7 | | Recei | ive Level | 0 | Received signal level below threshold, (= -21 dBm0); can use receive gain boost (+12 dB). | | | | | | | |
| | I | | | 1 | Received signal above threshold. | | | | | | | |

TONE REGISTER

| | D | 7 | D6 | | | D5 | | D4 | D3 | D2 | D1 | D0 | |
|------------------------------------|---|---|--------|----------------------------|---|------------------|---------------|--|---|-----------------------------|----|----|--|
| TR 011 | RXD TRANSM OUTPUT GUARI CONTR. TONE | | | TRANSMIT ANSWER TONE | | TRANSMIT DTMF | | | DTMF 1/ EXTENDED OVER- SPEED | DTMF 0/ ANSWER/ GUARD | | | |
| BIT NO. NAME CONDITION DESCRIPTION | | | | | | | | | | | | | |
| | | | | D6 D5 D4 D0 | | | | D0 inte | D0 interacts with bits D6, D5, and D4 as shown. | | | | |
| D0 | | D | TMF 0/ | X | X | 1 | Х | Transn | nit DTMF t | ones. | | | |
| | Answer/ Guard Tone X 1 0 0 Select Bell mode answer tone. Interacts with DR bi and TR bit D5. | | | | | | ith DR bit D2 | | | | | | |
| (Conti | nued) | | | Х | 1 | 0 | 1 | Select CCITT mode answer tone. Interacts with DR bit D2 and TR bit D5. | | | | | |

TONE REGISTER (Continued)

| | D | 7 | D6 | | | D5 | | | D4 | D3 | | D2 | | C |)1 | D0 | | |
|-----------|---|-----|-------------------------|---|------|------------|----------|----------|---|---------------|-----|----------|---------|-------------------------|---|----------------|--|--|
| TR 011 | RX OUT CON | | TRANSM GUARD TONE | | | NSN SWE | R | | ANSMIT TMF | DTMF 3 | DT | MF | 2 | EXTE | DTMF 1/ DTMF 0 EXTENDED ANSWER OVER- GUARD SPEED | | | |
| BIT N | 0 | N | AME | (| CON | DITIC | NC | | DESC | RIPTION | | | | | | | | |
| D0 | | | TMF 0/ | D | 6 D5 | D4 | D0 | | D0 interacts with bits D6, D5, and D4 as shown. | | | | | | | shown. | | |
| | | | nswer/ ard Tone | 1 | 0 | 0 | 0 | | Select 1800 Hz guard tone. | | | | | | | | | |
| | | Gua | ira rone | 1 | 0 | 0 | 1 | | Select 550 Hz guard tone. | | | | | | | | | |
| | | | | | D4 | D1 | | | D1 interacts with D4 as shown. | | | | | | | | | |
| D1 | | | TMF 1/ tended | | 0 | 0 | | | Asynchronous QAM or DPSK +1.0% -2.5%. | | | | | | | 5%. | | |
| | | | erspeed | | 0 | 1 | | | Asynchronous QAM or DPSK +2.3% -2.5%. | | | | | | | | | |
| | | | • | D | 3 D2 | D1 | D0 | \top | | | | | | | | | | |
| | 03, D2, DTMF 3, 0 0 01, D0 2, 1, 0 1 1 | | | | 0 | 0 | | transm | ms 1 of 16 itted when set. Tone | TX | MTC | Fa | nd TX | enable | bit (CR0, bit | | | |
| | | | | | | | | | | OARD ALENT | | MF D2 | | DE D0 | | ONES ' HIGH | | |
| | | | | | | | | L | • | <u> </u> | 0 | 0 | 0 | 1 | 697 | 1209 | | |
| | | | | | | | | | 2 | 2 | 0 | 0 | 1 | 0 | 697 | 1336 | | |
| | | | | | | | | | | 3 | 0 | 0 | 1 | 1 | 697 | 1477 | | |
| | | | - | | | | | L | | 4 | 0 | 1 | 0 | 0 | 770 | 1209 | | |
| | | | | | | | | <u> </u> | | 5 | 0 | 1_ | 0 | 1 | 770 | 1336 | | |
| | | | | | | | | \vdash | | 6 | 0 | 1 | 1 | 0 | 770 | 1477 | | |
| | | | | | | | | | | 7 | 0 | 1 | 1 | 1 | 852 | 1209 | | |
| | | | | | | | | \vdash | | 3 | 1 | 0 | 0 | 0 | 852 | 1336 | | |
| | | | | | | | | - | | - | 1 | 0 | 0 | 1 | 852 | 1477 | | |
| | | | | | | | | \vdash | · · |) | _1_ | 0 | 1 | 0 | 941 | 1336 | | |
| | | | | | | | | <u> </u> | | • | _1_ | 0 | 1 | 1 | 941 | 1209 | | |
| | | | | | | | | <u> </u> | | <i>‡</i> | 1_ | 1 | 0 | 0 | 941 | 1477 | | |
| | | | | | | | | | | 4 | 1 | _1_ | 0 | 1 | 697 | 1633 | | |
| | | | | | | | | - | | 3 | 1 | 1_ | 1 | 0 | 770 | 1633 | | |
| | | | | | | | | \perp | | | 1 | 1 | 1 | 1 | 852 | 1633 | | |
| | | | | | | | | _ | |) | 0 | 0 | 0 | 0 | 941 | 1633 | | |
| D4 | | | DTMF | | |) | | \perp | Disable | DTMF. | | | | | | | | |
| | (Transmit 1 DTMF) | | | | | | mitted (| | sly w | hen | thi | s bit i | s high. | s are trans- TX DTMF | | | | |

V.22bis/V.22/V.21, Bell 212A/103 Single-Chip Modem

T-75-33-05

TONE REGISTER (Continued)

| | D | 7 | D6 | | D5 | 5 | | D4 | D3 | D2 | D1 | D0 | | |
|-----------|------------------------|------------|--------------------------|--|---------------------|-----|---------|--|-------------------------|-------------|------------------------------|-----------------------------|--|--|
| TR 011 | P) OUT CON | PUT | TRANSMI GUARD TONE | | TRANS ANSV TO | VER | TI | RANSMIT DTMF | DTMF 3 | DTMF 2 | DTMF 1/ OVER- SPEED | DTMF 0/ ANSWER/ GUARD | | |
| BIT | BIT NO. NAME CONDITION | | | | | | DESC | RIPTION | | | | | | |
| | D5 D4 D0 | | | | | | interac | | bit D2 in ori | | hown. Also . See Detect | | | |
| D5 | | Transmit 0 | | | | Х | | Disable | s answer | tone genera | ator. | | | |
| | | Ans | wer Tone | | 1 0 | 0 | | i | | | 5 Hz tone is mit Enable l | transmitted oit is set. | | |
| 1 | | | | | 1 0 | 1 | | Likewise, a CCITT 2100 Hz answertone is transmitted. | | | | | | |
| D6 | | | ransmit | | 0 | | | Disable | es guard to | ne generat | or. | | | |
| | | Gua | Guard Tone 1 | | | | | | s guard to d tones.) | ne generato | or. (See D0 | for selection | | |
| D7 | | RX | D Output | | 0 | | | Enables RXD pin. Receive data will be output on RXD. | | | | | | |
| | | | Control | | 1 | | | Disables RXD pin. The RXD pin reverts to a high impedance with internal weak pull-up resistor. | | | | | | |

CONTROL REGISTER 2

| | D7 | D6 | D5 | D4 | | D3 | D2 | D1 | D0 | | | |
|------------|----|-----------------------|--|---|-----|--|----------------|------------------------|---------------------------------|--|--|--|
| CR2 100 | 0 | SPEC REG ACCESS | CALL INIT | TRANSM S1 | IIT | 16 WAY | RESET DSP | TRAIN INHIBIT | EQUALIZER ENABLE | | | |
| BIT NO |). | NAME | CON | CONDITION DESCRIPTION | | | | | | | | |
| D0 | | Equalizer | | 0 | - | The adaptive equalizer is in its initialized state. | | | | | | |
| | | Enable | | The adaptive equalizer is enabled. This signal is used in handshakes to control when the equalizer should calculate its coefficients. | | | | | | | | |
| D1 | | Train | | 0 | • | The adaptive equalizer is active. | | | | | | |
| | | Inhibit | | 1 | | The adaptive | e equalizer co | efficients are frozen. | | | | |
| D2 | | RESET DSP | | 0 | | The DSP is inactive and all variables are initialized. | | | | | | |
| | | | | 1 | | The DSP is control bits | running base | d on the mo | de set by other | | | |
| D3 | | 16 Way 0 | | | | | | • | the same deci- ontrol Mode). | | | |
| | | | 1 The receiver, indep into a 16 point dec shaking. | | | | | | | | | |

CONTROL REGISTER 2 (Continued)

| CONT | IOC III | GISTER 2 | CONTRINUES.) | | | | | | , | | | | |
|------------|---|-----------------------|--------------|--|-------|--------|------------------------------|---|-------------------------|--|--|--|--|
| | D7 | D6 | D5 | D4 | D: | 3 | D2 | D1 | D0 | | | | |
| CR2 100 | 0 | SPEC REG ACCESS | CALL INIT | TRANSM S1 | 16W | /AY | RESET DSP | TRAIN INHIBIT | EQUALIZER ENABLE | | | | |
| BIT NO |). | NAME | CON | DITION | DESC | RIPTIC | NC | | | | | | |
| D4 | | Transmit S1 | | 0 | space | mode | transmits 01 | when placed in QAM alternating mark/ nsmits 0101 scrambled or not de- bypass scrambler bit. | | | | | |
| | 1 When this bit is 1 and only when the transmitter placed in alternating mark/space mode by CR1 bits D6, an unscrambled repetitive double dibit pattern 00 and 11 at 1200 bit/s (S1) is sent. | | | | | | by CR1 bits D7, | | | | | | |
| D5 | | Call Init | | 0 | | | setup to do sed on the va | | on and pattern bits. | | | | |
| | | | | 1 | The (| | | th answer | tone and call | | | | |
| D6 | | Special | | 0 | Norma | al CR3 | access. | | | | | | |
| | | Register Access | | 1 Setting this bit and addressing CR3 allows access to the SPECIAL REGISTER. See the SPECIAL REGISTER for details. | | | | | | | | | |
| D7 | | Not used at this time | | | | | | | | | | | |

CONTROL REGISTER 3

| | D7 | , | D6 | D5 | ; | | D4 | D3 | D2 | D1 | D0 | | | |
|-----------------|------|-----|--------------------|--------|--------|--------|------------------------|--|--|--|---|--|--|--|
| CR3 101 | TXDA | ALT | | | | ΕI | CEIVE NABLE OOST | E ATTEN. ATTEN. ATTEN. ATTEN. | | | | | | |
| BIT NO | 5. | N. | AME | СО | ND | ITIO | N | DESCRIPTION | | | | | | |
| D3, D2 D1,D0 | , | | ansmit enuator | 0 1 | 0 1 | 0 1 | D0 0 - 1 | Sets the attenuation level of the transmitted signal in 1dB steps. The default (D3-D0=0100) is for a transmit level of -10 dBm0 at the line with the recommended hybrid transmit gain. The total range is 16 dB. | | | | | | |
| D4 | | | eceive n Boost | | 1 | | | Boost is in reference lev compensatir receiving we and knowled | the path. The rels. It is used ag for international aksignals. The relationship is the hybrid aksignals. The hybrid is the hybri | to extend dyn ally generated ne receive leve orid and trans | ed. s not change amic range by noise when el detect signal mit attenuator d be enabled. | | | |
| D6, D5 | | | used at is time | | C |) | | Only write zeros to these bits. | | | | | | |
| D7 | i | TX | DALT | 1 | N/ | Ά | | Alternate TX data source. See Special Register. | | | | | | |

V.22bis/V.22/V.21, Bell 212A/103 Single-Chip Modem

T-75-33-05

SPECIAL REGISTER

| | D | 7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----------|------|-----|------------------------------------|--|---|--|--|--|--|
| SR 101 | | | TXBAUD CLOCK | RXUN- DSCR DATA | | TXD SOURCE | SIGNAL QUALITY LEVEL SELECT1 | SIGNAL QUALITY LEVEL SELECT0 | |
| BIT NO |) | ! | NAME | DESCR | IPTION | | | | |
| D7, D4 | , D0 | | | NOT US | SED AT THIS | TIME. Only | write ZEROs | to these bits. | |
| D6 | | TXB | SAUD CLK | synchro TXBAU data to | nize the inpu Disignals the i be entered | it of arbitrary atching of a bavia the TXDA | quad/di-bit pa aud-worth of d ALT bit, CR3 | atterns. The lata internally. | an be used to rising edge of Synchronous ald have data clock edges. |
| D5 | | | UNDSCR DATA | | or sending | | | | nbler. This is be used for |
| D3 | | TXD | SOURCE | TXDAL | | ONE. The TR | | | ZERO or the and D6 in CR1 |
| D2, D1 | | Q | SIGNAL UALITY LEVEL ELECT | accepta Mean S compar rate. The rate cro Toggling converge constant | ble for low encountered Erro ed to a given the SQI bit will sses the thread will continue gwill continue gence and a rottly. The SQ | ror rate recept (MSE) calcon threshold. This like low for go shold setting, and the erroretrain is require | tion. It is det ulated in the sthreshold ca od or averag the SQI bit we rate indicates ed. At that possible select | ermined by the decisioning properties of the set to four econnections will toggle at a significant the SQI bits the the SQI bits the square of the square economic that e | al received is e value of the process when levels of error. As the error 1.66 ms rate, pump has lost will be a ONE for QAM and |
| | | D2 | D1 | THR | ESHOLD VA | LUE | UNITS | | |
| | | 0 | 0 | | 10 ⁻⁵ | | BER (default) | | |
| | | 0 | 1 | | 10-6 | | BER | | |
| | | 1 | 0 | | 10-4 | | BER | | |
| L | | 1 | 1 | | 10 ⁻³ | | BER | | |

NOTE: This register is "mapped" and is accessed by setting CR2 bit D6 to a ONE and addressing CR3. This register provides functions to the 73K224L user that are not necessary in normal communications. Bits D7-D4 are read only, while D3-D0 are read/write. To return to normal CR3 access, CR2 bit D6 must be returned to a ZERO.

ID REGISTER

| | D7 | , | D6 | | D | 5 | | D4 | D3 | D2 | D1 | D0 | | |
|-----|---------------|---|------------------------|----|-----|------|----|---------|--------------------------------|------------|---------|----|--|--|
| ID | ID 3 | | ID 2 | | 10 |) | | 1D 0 | I USER DEFINABLE PERSONALITY I | | | | | |
| ВІТ | NO. | N | IAME | C | OND | ITIO | N | DES | CRIPTION | | | | | |
| | | | | D7 | D6 | D5 | D4 | Indi | cates Device |) : | | | | |
| D7, | D6, D5 Device | | | 0 | 0 | X | X | SSI | 73K212(L), | 73K321L or | 73K322L | | | |
| | 110 | | ntification gnature | 0 | 1 | Х | Х | SSI | 73K221(L) | or 73K302L | | | | |
| | | | griature | 1 | 0 | X | Х | SSI | 73K222(L) | | | | | |
| | | | | 1 | 1 | 0 | 0 | SSI | 73K224L | | | | | |
| | | | _ | 1 | 1 | 1 | 0 | SSI | 73K324L | | | | | |

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|---------------------------------|-----------------|------|
| VDD Supply Voltage | 7 | ٧ |
| Storage Temperature | -65 to 150 | °C |
| Soldering Temperature (10 sec.) | 260 | °C |
| Applied Voltage | -0.3 to VDD+0.3 | ٧ |

Note: All inputs and outputs are protected from static charge using built-in, industry standard protection devices and all outputs are short-circuit protected.

RECOMMENDED OPERATING CONDITIONS

| PARAMETER | CONDITIONS | MIN | ном | MAX | UNITS |
|---------------------------------------|--|-------|-----|-------|-------|
| VDD Supply voltage | | 4.75 | 5 | 5.5 | ٧ |
| External Components (Refe | r to Application section for placement.) | | | | |
| VREF Bypass capacitor | (VREF to GND) | 0.22 | | | μF |
| Bias setting resistor | (Placed between VDD and ISET pins) | 1.8 | 2 | 2.2 | МΩ |
| ISET Bypass capacitor | (ISET pin to GND) | 0.22 | | | μF |
| VDD Bypass capacitor 1 | (VDD to GND) | 0.22 | | | μF |
| VDD Bypass capacitor 2 | (VDD to GND) | 22 | | | μF |
| XTL1 Load Capacitance | Depends on crystal requirements | | 20 | 40 | pF |
| XTL2 Load Capacitance | Depends on crystal requirements | | 20 | 40 | pF |
| Clock Variation | (11.0592 MHz) Crystal or external clock | -0.01 | | +0.01 | % |
| TA, Operating Free-Air Temperature | | -40 | | 55 | °C |

V.22bis/V.22/V.21, Bell 212A/103 Single-Chip Modem

T-75-33-05

1

DC ELECTRICAL CHARACTERISTICS

(TA = -40°C to 55°C, VDD =recommended range unless otherwise noted.)

| PARAMETER | CONDITIONS | MIN | МОМ | MAX | UNITS |
|------------------------------------|--------------------------------|------|-----|-----|-------|
| IDD, Supply Current | CLK = 11.0592 MHz | | | | |
| | ISET Resistor = 2 M Ω | | | | |
| IDD1, Active | | | 25 | 30 | mA |
| IDD2, Idle | | | 3 | 5 | mA |
| Digital Inputs | | | | | |
| VIL, Input Low Voltage | | | | 0.8 | V |
| VIH, Input High Voltage | V - | | | | |
| All Inputs except Reset XTL1, XTL2 | | 2.0 | | VDD | V |
| Reset, XTL1, XTL2 | | 3.0 | | VDD | V |
| IIH, Input High Current | VI = VDD | | | 100 | μА |
| IIL, Input Low Current | VI = 0V | -200 | | | μА |
| Reset Pull-down Current | Reset = VDD | 2 | | 50 | μА |
| Digital Outputs | | | | | |
| VOH, Output High Voltage | IO = IOH Min IOUT = -0.4 mA | 2.4 | | VDD | V |
| VOL, Output Low Voltage | 10 = 10UT = 1.6 mA | | | 0.4 | V |
| VOL, CLK Output | IOUT = 3.6 mA | | | 0.6 | V |
| RXD Tri-State Pull-up Curr. | RXD = GND | -5 | | -50 | μА |
| Capacitance | | | | • | |
| Maximum Capacitive Load | | | | | |
| CLK | Maximum permitted load | | | 15 | pF |
| Input Capacitance | All Digital Inputs | | | 10 | pF |

Note: An industrial temperature rated part in 32 PLCC, 28 PLCC, 28 PDIP, 52 QFP and 64 TQFP will be available in mid 1992.

V.22bis/V.22/V.21, Bell 212A/103 Single-Chip Modem

T-75-33-05

DYNAMIC CHARACTERISTICS AND TIMING

(TA = -40°C to +55°C, VDD = recommended range unless otherwise noted.)

| PARAMETERS | CONDITIONS | MIN | NOM | MAX | UNITS |
|---|---|-----------|-----------|-----------|-------|
| QAM/DPSK Modulator | | | | | |
| Carrier Suppression | Measured at TXA | 35 | | | dB |
| Output Amplitude | TX scrambled marks ATT=0100 (default) | -11.5 | -10.0 | -9 | dBm0 |
| FSK Modulator | | | | | |
| Output Freq. Error | CLK = 11.0592 MHz | 31 | | +.20 | % |
| Transmit Level | ATT = 0100 (Default) Transmit Dotting Pattern | -11.5 | -10.0 | -9 | dBm0 |
| Output Distortion | All products through BPF | | | -45 | dB |
| Output Bias Distortion | Transmit Dotting Pattern in ALB @ RXD | -10 | | +10 | % |
| Output Jitter | Integrated for 5 seconds | -10 | | +10 | % |
| Sum of Bias Distortion and Output Jitter | Integrated for 5 seconds Bell 103 originate mode | -20 | | +20 | % |
| Answer Tone Generator (21 | 00 or 2225 Hz) | | | | |
| Output Amplitude | ATT = 0100 (Default Level) | -11.5 | -10 | -9 | dBm0 |
| | Not in V.21 | | | | ļ |
| Output Distortion | All products though BPF | | L | -40 | dB |
| NOTE: Parameters expresse | d in dBm0 refer to the following definiti | on: | | | |
| 0 dB loss in t | ne Transmit path to the line. | | | | |
| 2 dB gain in t | he Receive path from the line. | | | | |
| Refer to the Basic Bo | x Modem diagram in the Applications | section f | or the DA | A design. | |
| DTMF Generator | Not in V.21 | | | • | |
| Freq. Accuracy | | -0.03 | | +0.25 | % |
| Output Amplitude | Low Band, ATT = 0100, DPSK Mode | -10 | | -8 | dBm0 |
| Output Amplitude | High Band, ATT = 0100, DPSK Mode | -8 | | -6 | dBm0 |
| Twist | High-Band to Low-Band, DPSK Mode | 1.0 | 2.0 | 3.0 | dB |
| Receiver Dynamic Range | Refer to Performance Curves | -43 | | -3.0 | dBm0 |
| Call Progress Detector | In Call Init mode | | | | |
| Detect Level | 460 Hz test signal | -34 | | 0 | dBm0 |
| Reject Level | | | | -50 | dBm0 |
| Delay Time | -70 dBm0 to -30 dBm0 STEP | | ļ | 25 | ms |
| Hold Time | -30 dBm0 to -70 dBm0 STEP | | | 25 | ms |

V.22bis/V.22/V.21, Bell 212A/103 Single-Chip Modem

T-75-33-05

DYNAMIC CHARACTERISTICS AND TIMING (Continued)

| PARAMETERS | | CONDITIONS | MIN | NOM | MAX | UNITS |
|------------------|------------|--|-----|-----|-----|-------|
| Carrier Detect | | | | | | |
| Threshold | | FSK | -51 | | -40 | dBm0 |
| | | QAM/DPSK receive data | -49 | | -43 | dBm0 |
| Hysteresis | | All Modes | 2 | | | |
| Delay Time | DPSK | -70 dBm0 to -6 dBm0 | 15 | 20 | 25 | ms |
| | | -70 dBm0 to -40 dBm0 | 10 | 20_ | 25 | ms |
| | QAM | -70 dBm0 to -6 dBm0 | 25 | 30 | 35 | ms |
| | | -70 dBm0 to -40 dBm0 | 25 | 33 | 41 | ms |
| Hold Time | DPSK | -6 dBm0 to -70 dBm0 | 15 | 22 | 28 | ms |
| | | -40 dBm0 to -70 dBm0 | 10 | 15 | 20 | ms |
| | QAM | -6 dBm0 to -70 dBm0 | 54 | 60 | 66 | ms |
| | | -40 dBm0 to -70 dBm0 | 21 | 26 | 31 | ms |
| Answer Tone De | tectors | DPSK Mode | | | | |
| Detect Level | | | -56 | | -45 | dBm0 |
| Detect Time | | Call Init Mode or | 7 | | 40 | ms |
| Hold Time | | Demod Mode for signals from -6 to -40 dBm0, 2100 or 2225 Hz | 10 | | 50 | ms |
| Pattern Detector | S | DPSK Mode | | | | |
| S1 Pattern | | | | | | |
| Delay Time | | For signals from -6 to -40 dBm0, | 5 | | 65 | ms |
| Hold Time | | -6 to -40 dBm0, Demod Mode | 5 | | 45 | ms |
| Unscrambled M | lark | | | | | |
| Delay Time | | For signals from -6 to -40 | 5 | | 45 | ms |
| Hold Time | | Demod or call Init Mode | 5 | | 45 | ms |
| Receive Level In | dicator | | | | | |
| Detect On | | | | | -21 | dBm0 |
| Valid after Carr | ier Detect | | 10 | | | ms |
| Output Smoothi | ng Filter | | | | | |
| Output Impeda | nce | TXA pin | | 200 | 300 | Ω |
| Output load | | TXA pin; FSK Single | 10 | | | ΚΩ |
| | | Tone out for THD = -50 dB in .3 to 3.4 kHz range | | | 50 | pF |
| Maximum Tran | smitted | 4 kHz, Guard Tones off | | | -35 | dBm0 |
| Energy | | 10 kHz, Guard Tones off | | | -55 | dBm0 |
| | | 12 kHz, Guard Tones off | | | -65 | dBm0 |

T-75-33-05

DYNAMIC CHARACTERISTICS AND TIMING (Continued)

| PARAMETERS | CONDITIONS | MIN | NOM | MAX | UNITS |
|---|--|-------|------|----------|----------|
| Anti Alias Low Pass Filter | | , | | | |
| Out of Band Signal Energy (Defines Hybrid Trans- | Level at RXA pin with receive Boost Enabled | | | | |
| Hybrid loss requirements) | Scrambled data at 2400 bit/s in opposite band | | -14 | | dBm |
| | Sinusoids out of band | | -9 | | dBm |
| Transmit Attenuator | | | | | |
| Range of gain | Default ATT=0100 (0 dBm0) | +4 | | -11 | dB |
| Step Accuracy | | -0.25 | | +0.25 | dB |
| Output Impedance | | | 200 | 300 | Ω |
| Clock Noise | | | | | |
| | TXA pin; 153.6 kHz | | | 1.5 | mVrms |
| Carrier Offset | | | | , | <u> </u> |
| Capture Range | Originate or Answer | | ±7 | ±10 | Hz |
| Recovered Clock | | | | | |
| Capture Range | % of frequency (originate or answer) | -0.02 | | +0.02 | % |
| Guard Tone Generator | | | | | |
| Tone Accuracy | 550 Hz | | | +1.18 | % |
| | 1800 Hz | -0.7 | | <u> </u> | |
| Tone Level | 550 Hz | -5.0 | -3.5 | -2.0 | dB |
| (Below QAM/DPSK Output) | 1800 Hz | -8.0 | -6.5 | -5.0 | dB |
| Harmonic Distortion | 550 Hz | | | -60 | dB |
| (700 to 2900 Hz) | 1800 Hz | | | -60 | dB |
| Timing (Refer to Timing Diag | grams) | | | | |
| Parallel Mode | | | | | |
| TAL | CS/Addr. setup before ALE Low | 30 | | | ns |
| TLA | CS/Addr. hold after ALE Low | 20 | | | ns |
| TLC | ALE Low to RD/WR Low | 40 | | | ns |
| TCL | RD/WR Control to ALE High | 0 | | | ns |
| TRD | Data out from RD Low | 0 | | 160 | ns |
| TLL | ALE width | 50 | | | ns |
| TRDF | Data float after RD High | 0 | | 80 | ns |
| TRW | RD width | 170 | | 25000 | ns |

V.22bis/V.22/V.21, Bell 212A/103 Single-Chip Modem


T-75-33-05


DYNAMIC CHARACTERISTICS AND TIMING (Continued)


| PARAMETERS | CONDITIONS | MIN | NOM | MAX | UNITS |
|--------------------------|--|-----|-----|---------|-------|
| Parallel Mode (Continued |) | | | | |
| TWW | WR width | 140 | | 25000 | ns |
| TDW | Data setup before WR High | 150 | | | ns |
| TWD | Data hold after WR High | 20 | | | ns |
| Serial Mode | | | | | |
| TRCK | Clock High after RD Low | 250 | | T1 | ns |
| TAR | Address setup before RD Low | 0 | | | ns |
| TRA | Address hold after RD Low | 350 | | | ns |
| TRD | RD to Data valid | | | 300 | ns |
| TRDF | Data float after RD High | | | 70 | ns |
| TCKDR | Read Data out after Falling Edge of EXCLK | | | 150 | ns |
| TWW | ₩R width | 350 | | | ns |
| TAW | Address setup before WR Low | 0 | | | ns |
| TWA | Address hold after Rising Edge of WR | 0 | | | ns |
| TCKDW | Write Data hold after Falling Edge of EXCLK | 200 | | | ns |
| TCKW | WR High after Falling Edge of EXCLK | 330 | | T1 + T2 | ns |
| TDCK | Data setup before Falling Edge of EXCLK | 50 | | | ns |
| T1, T2 | Minimum Period | 500 | | | ns |

T-75-33-05

TIMING DIAGRAMS







V.22bis/V.22/V.21, Bell 212A/103 Single-Chip Modem

T-75-33-05

APPLICATIONS INFORMATION

GENERAL CONSIDERATIONS

Figures 1 and 2 show basic circuit diagrams for K-Series modem integrated circuits. K-Series products are designed to be used in conjunction with a control processor, a UART or RS-232 serial data interface, and a DAA phone line interface to function as a typical intelligent modem. The K-Series ICs interface directly with Intel 8048 and 80C51 microprocessors for control and status monitoring purposes. Two typical DAA arrangements are shown: one for a split ±5 or ±12 volt design and one for a single 5 volt design. These diagrams are for reference only and do not represent production-ready modem designs.

K-Series devices are available with two control interface versions: one for a parallel multiplexed address/data interface, and one for a serial interface. The parallel version is intended for use with 8039/48 or 8031/51 microcontrollers from Intel or many other manufacturers. The serial interface 22-pin version can be used with other microcontrollers or in applications where only a limited number of port lines are available or the application does not lend itself to a multiplexed address/data interface. The parallel versions may also be used in the serial mode, as explained in the data sheet pin description.

In most applications the controller will monitor the serial data for commands from the DTE and the received data for break signals from the far end modem. In this way, commands to the modem are sent over the same line as the transmitted data. In other applications the RS-232 interface handshake lines are used for modem control.




FIGURE 1: Basic Box Modem with Dual-Supply Hybrid

DIRECT ACCESS ARRANGEMENT (DAA)

The telephone line interfaces show two examples of how the "hybrid" may be implemented. The split supply design (Figure 1) is a typical two op-amp hybrid. The receive op-amp serves two purposes. It supplies gain to amplify the receive signal to the proper level for the modem's detectors and demodulator, and it removes the transmitted signal from the receive signal present at the transformer. This is done by supplying a portion of the transmitted signal to the non-inverting input of the receive op-amp at the same amplitude as the signal appearing at the transformer, making the transmit signal common mode.

The single-supply hybrid is more complex than the dual-supply version described above, but its use eliminates the need for a second power supply. This circuit (Figure 2) uses a bridged drive to allow undistorted signals to be sent with a single 5 volt supply. Because DTMF tones utilize a higher amplitude than data, these

signals will clip if a single-ended drive approach is used. The bridged driver uses an extra op-amp (U1A) to invert the signal coming from the gain setting op-amp (U1B) before sending it to the other leg of the transformer. Each op-amp then supplies half the drive signal to the transformer. The receive amplifier (U1C) picks off its signal at the junction of the impedance matching resistor and the transformer. Because the bottom leg of the transformer is being driven in one direction by U1A and the resistor is driven in the opposite direction at the same time by U1B, the junction of the transformer and resistor remains relatively constant and the receive signal is unaffected.

DESIGN CONSIDERATIONS

Silicon Systems' 1-chip modem products include all basic modem functions. This makes these devices adaptable for use in a variety of applications, and as easy to control as conventional digital bus peripherals.




FIGURE 2: Single 5V Hybrid Version

T-75-33-05

Unlike digital logic circuitry, modern designs must properly contend with precise frequency tolerances and very low level analog signals, to ensure acceptable performance. Using good analog circuit design practices will generally result in a sound design. Following are additional recommendations which should be taken into consideration when starting new designs.

CRYSTAL OSCILLATOR

The K-Series crystal oscillator requires a parallel mode (antiresonant) crystal which operates at 11.0592 MHz. It is important that this frequency be maintained to within ±0.01% accuracy.

In order for a parallel mode crystal to operate correctly and to specification, it must have a load capacitor connected to the junction of each of the crystal and internal inverter connections, terminated to ground. The values of these capacitors depend primarily on the crystal's characteristics, and to a lesser degree on the internal inverter circuit. The values used affect the accuracy and start up characteristics of the oscillator.

LAYOUT CONSIDERATIONS

Good analog/digital design rules must be used to control system noise in order to obtain highest performance in modern designs. The more digital circuitry present on the PC board, the more this attention to noise control is needed. The modem should be treated as a high impedance analog device. A 22 µF electrolytic capacitor in parallel with a 0.22 µF ceramic capacitor between VDD and GND is recommended. Liberal use of ground planes and larger traces on power and ground are also highly favored. The ISET resistor and capacitor should be mounted near the ISET pin, away from digital signals. High speed digital circuits tend to generate a significant amount of EMI (Electro-Magnetic Interference) which must be minimized in order to meet regulatory agency limitations. To accomplish this, high speed digital devices should be locally bypassed, and the telephone line interface and K-Series device should be located close to each other near the area of the board where the phone line connection is accessed. To avoid problems, power supply and ground traces should be routed separately to the analog and digital functions on the board, and digital signals should not be routed near low level or high impedance analog traces. The analog and digital grounds should only connect at one point near the K-Series device ground pin to avoid ground loops. The K-Series modern IC's should have both high frequency and low frequency bypassing as close to the package as possible.

MODEM PERFORMANCE **CHARACTERISTICS**


The curves presented here define modem IC performance under a variety of line conditions while inducing disturbances that are typical of those encountered during data transmission on public service telephone lines. Test data was taken using an AEA Electronics' "Autotest I" modern test set and line simulator, operating under computer control. All tests were run fullduplex, using a Hayes SmartModem™ 2400 as the reference modem. A 511 pseudo-random-bit pattern was used for each data point. Noise was C-message weighted and all signal-to-noise (S/N) ratios reflect total power measurements similar to the CCITT V.56 measurement specification. The individual tests are defined as follows.

BER vs. S/N

This test measures the ability of the modem to operate over noisy lines with a minimum of data-transfer errors. Since some noise is generated in the best of dial-up lines, the modern must operate with the lowest S/N ratio possible. Better modern performance is indicated by test curves that are closest to the BER axis. A narrow spread between curves representing the four line parameters indicates minimal variation in performance while operating over a range of aberrant operating conditions. Typically, a modem will exhibit better BER-performance test curves receiving in the low band than in the high band.

BER vs. Receive Level


This test measures the dynamic range of the modem. Because signal levels vary widely over dial-up lines, the widest possible dynamic range is desirable. The minimum Bell specification calls for 36 dB of dynamic range. S/N ratios are held constant at the indicated values while the receive level is lowered from a very high to very low signal levels. The width of the "bowl" of these curves, taken at the BER point, is the measure of dynamic range.



V.22bis/V.22/V.21, Bell 212A/103 Single-Chip Modem

T-75-33-05


1




T-75-33-05


PACKAGE PIN DESIGNATIONS


(TOP VIEW)





32, 44-Lead PLCC





28-Lead PLCC

52-Lead QFP

CAUTION: Use handling procedures necessary for a static sensitive component.

1-144

1191 - rev

ORDERING INFORMATION

| PART DESCRIPTION | ORDER NO. | PKG. MARK | |
|---|----------------|----------------|--|
| SSI 73K224L with Parallel Bus Interface 28-Pin Plastic Dual-In-Line | 73K224L – CP | 73K224L – CP | |
| 28-Pin Plastic Leaded Chip Carrier | 73K224L – 28CH | 73K224L – 28CH | |
| 32-Pin Plastic Leaded Chip Carrier | 73K224L – 32CH | 73K224L – 32CH | |
| 44-Pin Plastic Leaded Chip Carrier | 73K224L – CH | 73K224L - CH | |
| 52-Pin Quad Flat Pack Package | 73K224L – CG | 73K224L - CG | |

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

Silicon Systems, Inc. 14351 Myford Road, Tustin, CA 92680, (714) 731-7110, FAX (714) 573-6914