PLQ20R8-5 SERIES

FEATURES

- Ultra high-speed
 - tpD = 5ns and fMAX = 118MHz
- 100% functionally and pin-for-pin compatible with industry standard 24-pin PAL ICs
- Power-up reset function to enhance state machine design and testability
- Design support provided via SLICE and other CAD tools for Series 24 PAL devices
- Field-programmable on industry standard programmers
- Security fuse
- Individual 3-State control of all outputs
- Register preload for testability
- Power-up 3-State
- 24-Pin DIP and 28-Pin PLCC

DESCRIPTION

The Signetics PLQ20XX family consists of ultra high-speed 5ns versions of Series 24 PAL devices.

The PLQ20XX family is 100% functional and pin-compatible with the 20L8, 20R8, 20R6, and 20R4 Series devices.

The sum of products (AND-OR) architecture is comprised of 64 AND gates and 8 fixed OR gates. Multiple bidirectional pins provide variable input/output pin ratios. Individual 3-State control of all outputs and registers with feedback (R8, R6, R4) is also provided. Proprietary designs can be protected by programming the security fuse.

The PLQ20R8, R6, and R4 have D-type flip-flops which are loaded on the Low-to-High transition of the clock input.

In order to facilitate state machine design and testing, a power-up reset function has been incorporated into these devices to reset all internal registers to active-Low after a specific period of time.

The Signetics State-of-the-Art BiCMOS process, known as QUBiC, has been

employed to achieve higher levels of operating performance for the PLQ20XX family of PLDs. The QUBIC transistors have been optimized to provide two-thirds more speed at less than half the power consumed from products using our last generation of bipolar technology, QUBiC reduces on-chip delays and provides high output drive currents while consuming power at very low levels.

The PLQ20XX family of devices are field programmable, enabling the user to quickly generate custom patterns using standard programming equipment. See the programmer chart for qualified programmers.

The SLICE software package from Signetics supports easy design entry for the PLQ20XX series as well as other PLD devices from Signetics. The PLQ20XX series are also supported by other standard CAD tools for PAL-type devices.

Order codes are listed in the Ordering Information table.

DEVICE NUMBER	DEDICATED INPUTS	COMBINATORIAL OUTPUTS	REGISTERED OUTPUTS
PLQ20L8	14	8 (6 I/O)	0
PLQ20R8	12	0	8
PLQ20R6	12	2 I/O	6
PLQ20R4	12	4 1/0	4

ORDERING INFORMATION

DESCRIPTION	ORDER CODE		
24-Pin Plastic Dual-In-Line 300mil-wide	PLQ20RB-5N PLQ20R6-5N PLQ20R4-5N PLQ20L8-5N		
28-Pin Plastic Leaded Chip Carrier (PLCC)	PLQ20R8-5A PLQ20R6-5A PLQ20R4-5A PLQ20L8-5A		


NOTE:


The PLQ20XX series of devices are also processed to military requirements for operation over the military temperature range. For specifications and ordering information, consult the Signetics Military Data Handbook.

@PAL is a registered trademark of Advanced Micro Devices, Inc.

PLQ20R8-5 SERIES


PIN CONFIGURATIONS







PLQ20R8-5 SERIES


PIN CONFIGURATIONS







PLQ20R8-5 SERIES









PLQ20R8-5 SERIES

FUNCTIONAL DESCRIPTIONS

The PLO20XX series utilizes the familiar sum-of-products implementation consisting of a programmable AND array and a fixed OR array. These devices are capable of replacing an equivalent of four or more SSI/MSI integrated circuits to reduce package count and board area occupancy, consequently improving reliability and design cycle over Standard Cell or gate array options. By programming the security fuse, proprietary designs can be protected from duplication.

The PLQ20XX series consists of four PAL-type devices. Depending on the particular device type, there are a variable number of combinatorial and registered outputs available to the designer. The PLQ20L8 is a combinatorial part with 8 user configurable outputs (6 bidirectionat), while the other three devices, PLQ20R8, PLQ20R6, PLQ20R4, have respectively 8, 6, and 4 output registers.

3-State Outputs

The PLQ20XX series devices also feature 3-State output buffers on each output pin which can be programmed for individual control of all outputs. The registered outputs (Qn) are controlled by an external input (/OE), and the combinatorial outputs (On, Bn) use a product term to control the enable function.

Programmable Bidirectional Pins

The PLQ20XX products feature variable Input/Output ratios. In addition to 12 dedicated inputs, each combinatorial output pin of the registered devices can be individually programmed as an input or output. The PLQ20L8 provides 14 dedicated inputs and 6 Bidirectional I/O lines that can be individually configured as inputs or outputs.

Output Registers

The PLQ20R8 has 8 output registers, the 20R6 has 6, and the 20R4 has 4. Each output register is a D-type flip-flop which is loaded on the Low-to-High transition of the clock input. These output registers are capable of feeding the outputs of the registers back into the array to facilitate design of synchronous state machines.

Power-up Reset

By resetting all flip-flops to a logic Low, as the power is turned on, the PLO20R8, R6, R4 enhance state machine design and initialization capability.

Register Preload

Preload function allows the register to be loaded from the output pins. This feature allows functional testing of sequential patterns by loading output states.

Power-up 3-State

All outputs will be disabled when V_{CC} is 3.0V \pm 20% (25°C). This special feature keeps outputs 3-Stated during power-up. Only when V_{CC} reaches its normal operating range will device function normally.

Software Support

Like other Programmable Logic Devices from Signetics, the PLQ20XX series are supported by SLICE, the PC-based software development tool from Signetics. The PLQ20XX family of devices are also supported by standard CAD tools for PAL devices, including ABEL and CUPL.


SLICE is available free of charge to qualified

Logic Programming

The PLQ20XX series is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics SLICE and SNAP design software packages. ABEL™ CUPL™ and PALASM® 90 design software packages also support the PLQ20XX architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

AND ARRAY - (I, B)



VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that:

- 1. All Pn terms are disabled.
- 2. All Pn terms are active on all outputs.

ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc. PALASM is a registered trademark of AMD Corp.

PLQ20R8-5 SERIES

ABSOLUTE MAXIMUM RATINGS¹

		RATINGS			
SYMBOL	PARAMETER	MIN	MAX	UNIT	
V _{cc}	Supply voltage	-0.5	+7.0	V _{DC}	
V _{IN}	Input voltage	-1.2	+7.0	V _{DC}	
Vout	Output voltage		+5.5	V _{DC}	
I _{IN}	Input currents	-30	+30	mA	
lout	Output currents		+100	mA	
T _{stg}	Storage temperature range	-65	+150	°C	

NOTE:

OPERATING RANGES

		RAT	INGS	
SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{CC}	Supply voltage	+4.75	+5.25	V _{DC}
T _{amb}	Operating free-air temperature	0	+75	°C

THERMAL RATINGS

TEMPERATURE		
Maximum junction	150°C	
Maximum ambient	75℃	
Allowable thermal rise ambient to junction	75°C	

Stresses above those listed may cause malfunction or permanent damage to the device. This
is a stress rating only. Functional operation at these or any other condition above those
indicated in the operational and programming specification of the device is not implied.

PLQ20R8-5 SERIES

DC ELECTRICAL CHARACTERISTICS

0°C ≤ T_{amb} ≤ +75°C, 4.75 ≤ V_{CC} ≤ 5.25V

	PARAMETER	TEST CONDITIONS	LIMITS			
SYMBOL			MIN	TYP1	MAX	UNIT
Input voltag	je ²					
V _{IL}	Low	V _{CC} = MIN			0.8	٧
V _{IH}	High	V _{CC} = MAX	2.0			V
V _{IC}	Clamp	V _{CC} = MIN, 1 _{IN} = -18mA		-0.8	-1.5	V
Output volt	age					
		V _{CC} = MIN, V _{IN} = V _{IH} or V _{IL}				
VOL	Low	l _{OL} = 24mA			0.5	٧
V _{OH}	High	$I_{OH} = -3.2 \text{ mA}$	2.4			V
Input curre	nt					
		V _{CC} = MAX				
l _{IL}	Low ³	$V_{IN} = 0.40V$		ļ	-250	μΑ
l _{IH}	High ³	V _{IN} = 2.7V		1	25	μΑ
I _I	Maximum input current	$V_{IN} = 5.5V$, $V_{CC} = MAX$			100	. μΑ
Output cur	rent					
		V _{CC} = MAX				
lozh	Output leakage	$V_{OUT} = 2.7V$			100	μΑ
l _{OZL}	Output leakage	$V_{OUT} = 0.4V$			-100	μΑ
los	Short circuit ^{4, 5}	$V_{OUT} = 0.5V$	-30		-130	m A
lcc	V _{CC} supply current	V _{CC} = MAX		150	210	mA
Capacitano	×e ⁶					
C _{IN}	Input	V _{CC} = 5V				
		$V_{OUT} = 2.0V$		8		pF
Ca	I/O (B)	$V_{OUT} = 2V, f = 1MHz$		8		pF

NOTES:

- 1. All typical values are at V_{CC} = 5V, T_{amb} = +25°C. 2. All voltage values are with respect to network ground terminal.
- Leakage current for bidirectional pins is the worst case of IIL and IOZL or IIH and IOZH.
- 4. Test one at a time.
- Duration of short circuit should not exceed 1 second.
- 6. These parameters are not 100% tested but periodically sampled.

PLQ20R8-5 SERIES

AC ELECTRICAL CHARACTERISTICS

 $R_1 = 200\Omega$, $R_2 = 390\Omega$, $0^{\circ}C \le T_{amb} \le +75^{\circ}C$, $4.75 \le V_{CC} \le 5.25V$

SYMBOL	PARAMETER		то	LIMITS		
		FROM		MIN1	MAX	UNIT
Pulse Wid	th					
t _{СКН}	Clock High	CLK+	CLK-	3.0		ns
†CKL	Clock Low	CK-	CLK+	3.0		ns
t _{CKP}	Period	CLK+	CLK+	6.0		ns
Setup & H	old time	-			•	
t _{IS}	Input	Input or feedback	CLK+	4.0		ns
t _{IH}	Input	CLK+	Input or feedback	0		ns
Propagati	on delay			•	•	
t ско	Clock	CLK±	Q±		4.5	ns
t _{CKF}	Clock ³	CLK±	ā		2.5	ns
Ođ.	Output (20L8, R6, R4) ²	I, B	Output		5.0	ns
t _{OE1}	Output enable ⁴	OE.	Output enable		6.0	ns
t _{OE2}	Output enable ^{4,5}	i	Output enable		8.0	ns
t _{OD1}	Output disable ⁴	OE	Output disable		6.0	ns
t _{OD2}	Output disable ^{4,5}	I	Output disable		8.0	ns
tskw	Output	a	Q		1.0	ns
t PPR	Power-Up Reset	V _{cc+}	Q+		8.0	ns
Frequency	y (20R8, R6, R4)	•				
	No feedback 1/ (t _{CKL} + t _{CKH}) ⁶				167	MHz
f _{MAX}	Internal feedback 1/ (t _{IS} + t _{CKF}) ⁶				154	MHz
	External feedback 1/ (t _{IS} + t _{CKO}) ⁶				118	MHz

For definitions of the terms, please refer to the Timing/Frequency Definitions tables.

C_L = 0pF while measuring minimum output delays.

^{2.} t_{PD} test conditions: $C_L = 50$ pF (with jig and scope capacitance), $V_{IH} = 3V$, $V_{IL} = 0V$, $V_{OH} = V_{OL} = 1.5V$.


^{1.} Opp test contained. — Soft with high allowed particular and the soft set of the soft set o closed for high-impedance to Low tests. Output disable times are tested with C_L 5pF. High-to-High impedance tests are made to an output voltage of $V_T = (V_{OH} - 0.5V)$ with S_1 open, and Low-to-High impedance tests are made to the $V_T = (V_{OL} + 0.5V)$ level with S_1 closed.

^{5.} Same function as toE1 and toD1, with the difference of using product term control.


^{6.} Not 100% tested, but calculated at initial characterization and at any time a modification in design takes place which may affect the frequency.

PLQ20R8-5 SERIES






OUTPUT REGISTER SKEW




CLOCK TO FEEDBACK PATH



PLQ20R8-5 SERIES





TIMING DEFINITIONS

SYMBOL	PARAMETER
[‡] СКН	Width of input clock pulse.
[‡] CKL	Interval between clock pulses.
t _{CKP}	Clock period.
t _{IS}	Required delay between beginning of valid input and positive transition of clock.
t _{IIH}	Required delay between positive transition of clock and end of valid input data.
tckf	Delay between positive transition of clock and when internal \$\overline{Q}\$ output of flip-flop becomes valid.
tско	Delay between positive transition of clock and when outputs become valid (with OE Low).
t _{OE1}	Delay between beginning of Output Enable Low and when outputs become valid.
t on ₁	Delay between beginning of Output Enable High and when outputs are in the Off-State.
t _{OE2}	Delay between predefined Output Enable High, and when combinational outputs become valid.
t _{OD2}	Delay between predefined Output Enable Low and when combinational outputs are in the Off-State.
teer	Delay between V _{CC} (after power-on) and when flip-flop outputs become preset at "1" (internal Q outputs at "0").
tpD	Propagation delay between combinational inputs and outputs.
t _o	Delay between each input change

FREQUENCY DEFINITIONS

f _{MAX}	No feedback: Determined by the minimum clock period, 11/(t _{CKL} + t _{CKH}). Internal feedback: Determined by the internal delay from flip-flop outputs through the internal feedback and array to the flip-flop inputs, 11/(t _S + t _{CKF}). External feedback: Determined by clock-to-output delay and input setup time, 11/(t _S + t _{CKO}).
------------------	--

1. Input pulse amplitude is 0V to 3V.


2. Input rise and fall times are 2.0ns typical.

March 16, 1992

133

PLQ20R8-5 SERIES






PROGRAMMING/SOFTWARE SUPPORT

Refer to Section 8 (Development Software) and Section 9 (Third-Party Programmer/ Software Support) for additional information.

SNAP RESOURCE SUMMARY DESIGNATIONS



March 16, 1992

135

PLQ20R8-5 SERIES

