## 8-bit Proprietary Microcontroller

## CMOS

## F²MC-8L MB89150/150A Series

## MB89151/151A/152/152A/153/153A/154/154A/155/155A MB89P155/PV150

## ■ DESCRIPTION

The MB89150/A series has been developed as general-purpose version of the $\mathrm{F}^{2} \mathrm{MC}^{*}-8 \mathrm{~L}$ family consisting of proprietary 8 -bit, single-chip microcontrollers.

In addition to a compact instruction set, the MB89150 series microcontrollers contain a variety of peripheral functions such as dual-clock control system, five operating speed control stages, timers, a serial interface, a remote control transmission output, external interrupts, an LCD controller/driver, an LCD booster, and a watch prescaler.
*: F²MC stands for FUJITSU Flexible Microcontroller.

## ■ FEATURES

- F²MC-8L family CPU core
- Dual-clock system
- High-speed processing at low voltage
- Minimum execution time: $0.95 \mu \mathrm{~s} / 2.7 \mathrm{~V}, 1.33 \mu \mathrm{~s} / 2.2 \mathrm{~V}$
- I/O ports: max. 43 channels
- 21-bit time-base timer
- 8/16-bit timer/counter: 1 channel (8 bits $\times 2$ channels)
- 8 -bit serial I/O: 1 channel
- LCD controller/driver: Max. 36 segments $\times 4$ commons (built-in booster)
- Remote control transmission output
(Continued)


## PACKAGE

| 80 -pin Plastic QFP | 80-pin Plastic LQFP | 80 -pin Plastic LQFP | 80-pin Ceramic MQFP |
| :--- | :--- | :--- | :--- |
| (FPT-80P-M06) |  |  |  |
| (FPT-80P-M11) | (FPT-80P-M05) | (MQP-80C-P01) |  |

## MB89150/150A Series

## (Continued)

- Buzzer output
- Watch prescaler ( 15 bits)
- External interrupts (wake-up function)

Four independent channels with edge detection function plus eight level-interrupt channels
PRODUCT LINEUP

| Part number | MB89151/A | MB89152/A | MB89153/A | MB89154/A | MB89155/A | MB89P155 | MB89PV150 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Classification | Mass production products (mask ROM products) |  |  |  |  | One-time PROM product | Piggyback/ evaluation product (for evaluation and development) |
| ROM size | $4 \mathrm{~K} \times 8$ bits (internal mask ROM) | $6 \mathrm{~K} \times 8$ bits (internal mask ROM) | $8 \mathrm{~K} \times 8$ bits (internal mask ROM) | $12 \mathrm{~K} \times 8$ bits (internal mask ROM) | $16 \mathrm{~K} \times 8$ bits (internal mask ROM) | $16 \mathrm{~K} \times 8$ bits (internal PROM, programming with generalpurpose EPROM programmer) | $32 \mathrm{~K} \times 8$ bits (external ROM) |
| RAM size | $128 \times 8$ bits | $256 \times 8$ bits |  |  |  |  | $512 \times 8$ bits |
| CPU functions | Number of instructions: 136 <br> Instruction bit length: 8 bits <br> Instruction length: 1 to 3 bytes <br> Data bit length: $1,8,16$ bits <br> Minimum execution time: $0.95 \mu \mathrm{~s} / 4.2 \mathrm{MHz}$ <br> Interrupt processing time: $8.57 \mu \mathrm{~s} / 4.2 \mathrm{MHz}$ |  |  |  |  |  |  |
| Ports |  |  |  |  |  |  |  |
| Timer/counter | 8 -bit timer counter $\times 2$ channel or 16 -bit event counter $\times 1$ channel |  |  |  |  |  |  |
| 8-bit serial I/O | 8 bitsLSB first/MSB first selectability |  |  |  |  |  |  |
| LCD controller/ driver | Common ou Segment ou Bias power LCD display Booster for Dividing res | utput: <br> utput: <br> supply pins: <br> RAM size: <br> LCD driving: <br> istor for LCD |  4 <br>  32 <br>  4 <br>  36 <br>  Bu <br> driving: Bu | $\begin{aligned} & (\max .)^{+1} \\ & \times 4 \text { bits } \\ & \times i^{i l t-i^{1}} 1 \end{aligned}$ | nal resistor se | electability) | No reference voltage generator and booster for LCD driving |
| External interrupts (wake-up function) | 4 (edge selectability) 8 (level interrupt only) |  |  |  |  |  |  |
| Buzzer output | 1 (7 frequencies are selectable by the software.) |  |  |  |  |  |  |

(Continued)
(Continued)

| Part number | MB89151/A | MB89152/A | MB89153/A | MB89154/A | MB89155/A | MB89P155 | MB89PV150 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Remote control transmission output | 1 (Pulse width and cycle are software selectable.) |  |  |  |  |  |  |
| Standby modes | Sleep mode, stop mode, and watch mode |  |  |  |  |  |  |
| Process | CMOS |  |  |  |  |  |  |
| Operating voltage ${ }^{\text {2 }}$ | 2.2 V to 6.0 V (single clock)/2.2 V to 4.0 V (dual clock) |  |  |  |  | 2.7 V to 6.0 V |  |
| EPROM for use |  |  |  |  |  |  | MBM27C256A -20TV (LCC package) |

*1: Selected by the mask option. See section "回 Mask Options."
*2: Varies with conditions such as the operating frequency and the connected ICE. (See section "■ Electrical Characteristics.")

PACKAGE AND CORRESPONDING PRODUCTS

|  | MB89151/A <br> MB89152/A <br> Package | MB89153/A <br> MB89154/A <br> MB89155/A | MB89P155 |
| :--- | :---: | :---: | :---: | MB89PV150

$O$ : Available $\quad x$ : Not available
Note: For more information about each package, see section "■ Package Dimensions."

## MB89150/150A Series

## DIFFERENCES AMONG PRODUCTS

## 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89151/A, addresses 0140н and later of the register bank cannot be used. On the MB89152/A, $153 /$ A, 154/A, 155/A, and MB89P155, addresses 0180н and later of each register bank cannot be used.
- On the MB89P155, addresses BFFOн to BFF6н comprise the option setting area, option settings can be read by reading these addresses.
- The stack area, etc., is set at the upper limit of the RAM.


## 2. Current Consumption

- In the case of the MB89PV150, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in sleep/stop modes is the same. (For more information, see sections "■ Electrical Characteristics" and "■ Example Characteristics.")

## 3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product.
Before using options check section "■ Mask Options."
Take particular care on the following point:

- On the MB89PV150, options are fixed, except for the segment output selection.


## MB89150/150A Series

## PIN ASSIGNMENT

(Top view)

(FPT-80P-M05)
*1: For products with a booster circuit
*2: For products without a booster circuit
*3: N-ch open-drain high-current drive type
*4: Selected using the mask option (in units of 4 pins)

## MB89150/150A Series

(Top view)

(FPT-80P-M11)
*1: For products with a booster circuit
*2: For products without a booster circuit
*3: N-ch open-drain high-current drive type
*4: Selected using the mask option (in units of 4 pins)

## MB89150/150A Series

(Top view)

*1: For products with a booster circuit
*2: For products without a booster circuit
*3: N-ch open-drain high-current drive type
*4: Selected using the mask option (in units of 4 pins)

## MB89150/150A Series


*1: N-ch open-drain high-current drive type
*2: Selected using the mask option (in units of 4 pins).

## - Pin assignment on package top

| Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 81 | N.C. | 89 | A2 | 97 | N.C. | 105 | OE |
| 82 | VPP $^{\text {P }}$ | 90 | A1 | 98 | O4 | 106 | N.C. |
| 83 | A12 | 91 | A0 | 99 | O5 | 107 | A11 |
| 84 | A7 | 92 | N.C. | 100 | O6 | 108 | A9 |
| 85 | A6 | 93 | O1 | 101 | O7 | 109 | A8 |
| 86 | A5 | 94 | O2 | 102 | O8 | 110 | A13 |
| 87 | A4 | 95 | O3 | 103 | CE | 111 | A14 |
| 88 | A3 | 96 | Vss | 104 | A10 | 112 | Vcc |

N.C.: Internally connected. Do not use.

## MB89150/150A Series

## PIN DESCRIPTION

| Pin no. |  | Pin name | $\underset{\text { type }}{\text { Circuit }}$ | Function |
| :---: | :---: | :---: | :---: | :---: |
| LQFP ${ }^{1+13}$ | $\begin{gathered} \text { MQFP'4 } \\ \text { QFP }^{\prime 2} \end{gathered}$ |  |  |  |
| 16 | 18 | X0 | A | Main clock oscillator pins |
| 15 | 17 | X1 |  |  |
| 18 | 20 | MOD0 | C | Operating mode selection pins Connect directly to Vss. |
| 17 | 19 | MOD1 |  |  |
| 19 | 21 | RST | D | Reset I/O pin <br> This pin is an N-ch open-drain output type with a pullup resistor and a hysteresis input type. " L " is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L". |
| 20 to 27 | 22 to 29 | P00/INT20 to P07/INT27 | E | General-purpose I/O ports Also serve as an external interrupt 2 input (wake-up function). <br> External interrupt 2 input is hysteresis input. |
| 28 to 31 | 30 to 33 | P10/INT10 to P13/INT13 | E | General-purpose I/O ports Also serve as external interrupt 1 input. External interrupt 1 input is hysteresis input. |
| 32 to 35 | 34 to 37 | P14 to P17 | F | General-purpose I/O ports |
| 36 | 38 | P20/EC | H | N -ch open-drain general-purpose I/O port Also serves as the external clock input for the timer. The peripheral is a hysteresis input type. |
| 37 | 39 | P21 | I | N -ch open-drain general-purpose I/O port |
| 38 | 40 | P22/TO | 1 | N-ch open-drain general-purpose I/O port Also serves as a timer output. |
| 39 | 41 | P23/SI | H | N -ch open-drain general-purpose I/O port Also serves as the data input for the 8 -bit serial I/O. The peripheral is a hysteresis input type. |
| 40 | 42 | P24/SO | I | N -ch open-drain general-purpose I/O port Also serves as the data output for the 8 -bit serial I/O. |
| 41 | 43 | P25/SCK | H | N -ch open-drain general-purpose I/O port Also serves as the clock $1 / O$ for the 8 -bit serial I/O. The peripheral is a hysteresis input type. |
| 42 | 44 | P26 | I | N -ch open-drain general-purpose I/O port |
| 43 | 45 | P27/BUZ | 1 | N -ch open-drain general-purpose I/O port Also serves as a buzzer output. |

*1: FPT-80P-M11
(Continued)
*2: FPT-80P-M06
*3: FPT-80P-M05
*4: MQP-80C-P01

## MB89150/150A Series

(Continued)

| Pin no. |  | Pin name | Circuittype | Function |
| :---: | :---: | :---: | :---: | :---: |
| LQFP ${ }^{11^{*}}$ | $\begin{gathered} \text { MQFP } \\ \text { QFP }^{4} 4 \end{gathered}$ |  |  |  |
| 48 | 50 | P32 | J | Functions as an N -ch open-drain general-purpose output port only in the products without a booster. |
|  |  | C0 | - | Functions as a capacitor connection pin in the products with a booster. |
| 47 | 49 | P31 | J | Functions as an N -ch open-drain general-purpose output port only in the products without a booster. |
|  |  | C1 | - | Functions as a capacitor connection pin in the products with a booster. |
| 46 | 48 | P30/RCO | G | General-purpose output-only port <br> Also serves as a remote control transmission output. |
| 14 | 16 | P57/SEG35 | J/K | N -ch open-drain general-purpose output ports Also serve as LCD controller/driver segment output. Switching between port and common output is done by the mask option. |
| 12 to 6 | 14 to 8 | $\begin{aligned} & \text { P56/SEG34 to } \\ & \text { P50/SEG28 } \end{aligned}$ |  |  |
| 5 to 1 | 7 to 3 | $\begin{aligned} & \text { P47/SEG27 to } \\ & \text { P43/SEG23 } \end{aligned}$ | J/K |  |
| $\begin{aligned} & 80, \\ & 79, \\ & 78 \end{aligned}$ | $\begin{aligned} & 2, \\ & 1, \\ & 80 \end{aligned}$ | $\begin{aligned} & \text { P42/SEG22, } \\ & \text { P41//SEG21, } \\ & \text { P40/SEG20 } \end{aligned}$ |  |  |
| 77 to 58 | 79 to 60 | $\begin{aligned} & \text { SEG19 to } \\ & \text { SEG0 } \end{aligned}$ | K | LCD controller/driver segment output-only pins |
| 57 to 54 | 59 to 56 | COM3 to COM0 | K | LCD controller/driver common output-only pins |
| 52 to 49 | 54 to 51 | V3 to V0 | - | LCD driving power supply pins |
| 44 | 46 | XOA | B | Subclock crystal oscillator pins ( 32.768 kHz ) |
| 45 | 47 | X1A |  |  |
| 53 | 55 | Vcc | - | Power supply pin |
| 13 | 15 | Vss | - | Power supply (GND) pin |

*1: FPT-80P-M11
*2: FPT-80P-M06
*3: FPT-80P-M05
*4: MQP-80C-P01

## - External EPROM pins (MB89PV150 only)

| Pin no. | Pin name | I/O | Function |
| :---: | :---: | :---: | :---: |
| 82 | VPp | 0 | " H " level output pin |
| 83 84 85 86 87 88 89 90 91 | A12 <br> A7 <br> A6 <br> A5 <br> A4 <br> A3 <br> A2 <br> A1 <br> A0 | 0 | Address output pins |
| $\begin{aligned} & 93 \\ & 94 \\ & 95 \end{aligned}$ | $\begin{aligned} & \mathrm{O} 1 \\ & \mathrm{O} \\ & \mathrm{O} 3 \end{aligned}$ | 1 | Data input pins |
| 96 | Vss | O | Power supply (GND) pin |
| $\begin{gathered} 98 \\ 99 \\ 100 \\ 101 \\ 102 \end{gathered}$ | $\begin{aligned} & \text { O4 } \\ & 05 \\ & 06 \\ & 07 \\ & 08 \end{aligned}$ | I | Data input pins |
| 103 | CE | 0 | ROM chip enable pin Outputs "H" during standby. |
| 104 | A10 | 0 | Address output pin |
| 105 | OE | O | ROM output enable pin Outputs "L" at all times. |
| $\begin{aligned} & 107 \\ & 108 \\ & 109 \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { A11 } \\ \text { A9 } \\ \text { A8 } \\ \hline \end{array}$ | 0 | Address output pins |
| 110 | A13 | O |  |
| 111 | A14 | 0 |  |
| 112 | Vcc | O | EPROM power supply pin |
| $\begin{gathered} 81 \\ 92 \\ 97 \\ 106 \end{gathered}$ | N.C. | - | Internally connected pins Be sure to leave them open. |

## MB89150/150A Series

## I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | Crystal or ceramic oscillation type (main clock) <br> - At an oscillation feedback resistor of approximately $1 \mathrm{M} \Omega / 5.0 \mathrm{~V}$ |
|  |  | CR oscillation type (main clock) (except MB89PV150/P155) |
| B |  | Crystal oscillation type (subclock) <br> - At an oscillation feedback resistor of approximately $4.5 \mathrm{M} \Omega / 3.0 \mathrm{~V}$ |
| C | - |  |
| D |  | - At output pull-up resistor (P-ch) of approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ <br> - Hysteresis input |
| E |  | - CMOS I/O <br> - The peripheral is a hysteresis input type. <br> - Pull-up resistor optional (except MB89PV150) |

(Continued)
(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| F |  | - CMOS I/O <br> - Pull-up resistor optional (except MB89PV150) |
| G |  | - CMOS output <br> - P-ch output is a high-current drive type. |
| H |  | - N-ch open-drain I/O <br> - CMOS input <br> - The peripheral is a hysteresis input type. <br> - Pull-up resistor optional (except MB89PV150/P155) |
| 1 |  | - N-ch open-drain I/O <br> - CMOS input <br> - P21, P26, and P27 are a high-current drive type. <br> - Pull-up resistor optional (except MB89PV150/P155) |
| J |  | - N-ch open-drain output <br> - Pull-up resistor optional (except MB89PV150/P155) <br> - P31 and P32 are not provided with a pull-up resistor. |
| K |  | - LCD controller/driver segment output |

## MB89150/150A Series

## HANDLING DEVICES

## 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between V cc and V ss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply ( $\mathrm{A} \mathrm{V}_{\mathrm{cc}}$ and AVR ) and analog input from exceeding the digital power supply ( $\mathrm{V}_{\mathrm{cc}}$ ) when the analog system power supply is turned on and off.

## 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

## 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be $A V c c=D A V C=V c c$ and $A V s s=A V R=V$ ss even if the $A / D$ and $D / A$ converters are not in use .

## 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

## 5. Power Supply Voltage Fluctuations

Although $V_{c c}$ power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than $10 \%$ of the standard $V_{c c}$ value at the commercial frequency ( 50 to 60 Hz ) and the transient fluctuation rate will be less than $0.1 \mathrm{~V} / \mathrm{ms}$ at the time of a momentary fluctuation such as when power is switched.

## 6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

## MB89150/150A Series

## PROGRAMMING TO THE EPROM ON THE MB89P155

The MB89P155 is an OTPROM version of the MB89150/A series.

## 1. Features

- 16-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)


## 2. Memory Space

Memory space in the EPROM mode is diagrammed below.


## MB89150/150A Series

## 3. Programming to the EPROM

In EPROM mode, the MB89P155 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

## - Programming procedure

(1) Set the EPROM programmer to the MBM27C256A.
(2) Load program data into the EPROM programmer at 4000н to $7 \mathrm{FFFH}_{\text {( }}$ (note that addresses $\mathrm{COOO}_{\mathrm{H}}$ to FFFF н while operating as a normal operating mode assign to 4000 to 7 FFFн in EPROM mode).
Load option data into addresses 3FFOH to 3FF5H of the EPROM programmer. (For information about each corresponding option, see "7. Setting OTPROM Options.")
(3) Program with the EPROM programmer.

## 4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.


## 5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of $100 \%$ cannot be assured at all times.
6. EPROM Programmer Socket Adapter

| Package | Compatible socket adapter |
| :---: | :--- |
| FPT-80P-M05 | ROM-80SQF-28DP-8L |
| FPT-80P-M06 | ROM-80QF-28DP-8L3 |
| FPT-80P-M11 | ROM-80QF2-28DP-8L2 |

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

## MB89150/150A Series

## 7. Setting OTPROM Options

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

- OTPROM option bit map

|  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Vacancy | Vacancy | Oscillation stabilization time |  | Vacancy <br> Readable | Reset pin | Clock mode | Power-on |
| 3FFOH |  |  | See section "■ Mask Options." |  |  | $\begin{aligned} & \text { output } \\ & \text { 1: Yes } \\ & \text { 0: No } \end{aligned}$ | selection <br> 1: Dual clock <br> 0 : Single clock | reset <br> 1: Yes <br> 0: No |
| 3FF1н | $\begin{aligned} & \text { P07 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { O: Yes } \end{aligned}$ | P06 Pull-up 1: No 0: Yes | P05 Pull-up 1: No 0: Yes | P04 Pull-up 1: No 0 : Yes | $\begin{aligned} & \text { P03 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ | P02 <br> Pull-up <br> 1: No <br> 0: Yes | P01 <br> Pull-up <br> 1: No <br> 0: Yes | P00 Pull-up 1: No 0 : Yes |
| 3FF2н | P17 <br> Pull-up <br> 1: No <br> 0: Yes | P16 Pull-up 1: No 0: Yes | P15 <br> Pull-up <br> 1: No <br> 0: Yes | P14 Pull-up 1: No 0: Yes | P13 Pull-up <br> 1: No <br> 0: Yes | P12 Pull-up 1: No 0: Yes | P11 <br> Pull-up <br> 1: No <br> 0: Yes | P10 Pull-up 1: No 0: Yes |
| 3FF3н | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable |
| 3FF4 4 | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable |
| 3FF5 | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable |

Notes: - Set each bit to 1 to erase.

- Do not write 0 to the vacant bit.

The read value of the vacant bit is 1 , unless 0 is written to it.

## MB89150/150A Series

## PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TV

## 2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

| Package | Adapter socket part number |
| :--- | :--- |
| LCC-32(Rectangle) | ROM-32LC-28DP-YG |
| LCC-32(Square) | ROM-32LC-28DP-S |

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

## 3. Memory Space

Memory space in each mode is diagrammed below.


## 4. Programming to the EPROM

(1) Set the EPROM programmer to the MBM27C256A.
(2) Load program data into the EPROM programmer at 4000 н to 7 FFFн.
(3) Program to 0000 to 7 7FFF with the EPROM programmer.

## MB89150/150A Series

## BLOCK DIAGRAM


*1: Selected by mask option
*2: Used as ports without a reference voltage generator and booster
*3: Functions selected by mask option
*4: N-ch open-drain high-current drive type

## MB89150/150A Series

## CPU CORE

## 1. Memory Space

The microcontrollers of the MB89150/A series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89150/A series is structured as illustrated below.

## Memory Space



## MB89150/150A Series

## 2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating instruction storage positions
Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8 -bit data processing instruction, the lower byte is used.
Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8 -bit data processing instruction, the lower byte is used.

Index register (IX): A 16-bit register for index modification
Extra pointer (EP):
Stack pointer (SP):
A 16-bit pointer for indicating a memory address
A 16-bit register for indicating a stack area
Program status (PS): A 16-bit register for storing a register pointer, a condition code


The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)

## Structure of the Program Status Register



## MB89150/150A Series

The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

## Rule for Conversion of Actual Addresses of the General-purpose Register Area



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.
I-flag: Interrupt is allowed when this flag is set to 1 . Interrupt is prohibited when the flag is set to 0 . Set to 0 when reset.
IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | ILO | Interrupt level | High-low |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | High |
| 0 | 1 |  | $\vdots$ |
| 1 | 0 | 2 |  |
| 1 | 1 | 3 | Low $=$ no interrupt |

N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0 .
Z-flag: Set when an arithmetic operation results in 0 . Cleared otherwise.
V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.

C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

## MB89150/150A Series

The following general-purpose registers are provided:
General-purpose registers: An 8-bit register for storing data
The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers. Up to a total of 8 banks can be used on the MB89151 (RAM $128 \times 8$ bits), and a total of 16 banks can be used on the MB89152/3/4/5 (RAM $256 \times 8$ bits). The bank currently in use is indicated by the register bank pointer (RP).

Note: The number of register banks that can be used varies with the RAM size.

## Register Bank Configuration



## MB89150/150A Series

I/O MAP

| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| 00н | (R/W) | PDR0 | Port 0 data register |
| 01H | (W) | DDR0 | Port 0 data direction register |
| 02н | (R/W) | PDR1 | Port 1 data register |
| 03н | (W) | DDR1 | Port 1 data direction register |
| 04 | (R/W) | PDR2 | Port 2 data register |
| $05_{\text {H }}$ | (W) | DDR2 | Port 2 data direction register |
| 06н |  |  | Vacancy |
| 07 ${ }^{\text {r }}$ | (R/W) | SYCC | System clock control register |
| 08H | (R/W) | STBC | Standby control register |
| 09н | (R/W) | WDTC | Watchdog timer control register |
| ОАн | (R/W) | TBTC | Time-base timer control register |
| ОВн | (R/W) | WPCR | Watch prescaler control register |
| $0 \mathrm{CH}_{\mathrm{H}}$ | (R/W) | PDR3 | Port 3 data register |
| ODH |  |  | Vacancy |
| ОЕн | (R/W) | PDR4 | Port 4 data register |
| ОFн | (R/W) | PDR5 | Port 5 data register |
| 10 H | (R/W) | BZCR | Buzzer register |
| 11H |  |  | Vacancy |
| 12H |  |  | Vacancy |
| 13н |  |  | Vacancy |
| 14 H | (R/W) | RCR1 | Remote control transmission register 1 |
| 15 H | (R/W) | RCR2 | Remote control transmission register 2 |
| 16 + |  |  | Vacancy |
| 17 H |  |  | Vacancy |
| 18 | (R/W) | T2CR | Timer 2 control register |
| 19 н | (R/W) | T1CR | Timer 1 control register |
| $1 \mathrm{AH}^{\text {¢ }}$ | (R/W) | T2DR | Timer 2 data register |
| 1 BH | (R/W) | T1DR | Timer 1 data register |
| 1 CH | (R/W) | SMR1 | Serial mode register |
| 1D | (R/W) | SDR1 | Serial data register |
| 1Ен to 2F\% |  |  | Vacancy |

(Continued)

## MB89150/150A Series

(Continued)

| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| 30н | (R/W) | EIE1 | External interrupt 1 enable register |
| 31н | (R/W) | EIF1 | External interrupt 1 flag register |
| 32н | (R/W) | EIE2 | External interrupt 2 enable register |
| 33н | (R/W) | EIF2 | External interrupt 2 flag register |
| 34- to 5F\% |  |  | Vacancy |
| 60н to 71н | (R/W) | VRAM | Display data RAM |
| 72 | (R/W) | LCR1 | LCD controller/driver control register 1 |
| 73н to 7Вн |  |  | Vacancy |
| 7 CH | (W) | ILR1 | Interrupt level setting register 1 |
| 7D | (W) | ILR2 | Interrupt level setting register 2 |
| 7Ен | (W) | ILR3 | Interrupt level setting register 3 |
| 7F |  |  | Vacancy |

Note: Do not use vacancies.

## MB89150/150A Series

## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc | Vss-0.3 | Vss +7.0 | V |  |
| LCD power supply voltage | V0 to V3 | Vss-0.3 | Vss +7.0 | V | V0 to V3 pins on the product with booster |
|  |  | Vss-0.3 | V cc +0.3 | V | V0 to V3 pins on the product without booster |
| Input voltage | $V_{11}$ | Vss - 0.3 | V cc +0.3 | V | $\mathrm{V}_{11}$ must not exceed $\mathrm{V}_{\mathrm{ss}}+7.0 \mathrm{~V}$. All pins except P20 to P27 without a pull-up resistor |
|  | $V_{12}$ | Vss - 0.3 | Vss +7.0 | V | P20 to P27 without a pull-up resistor |
| Output voltage | Vo1 | Vss - 0.3 | $\mathrm{V} \mathrm{cc}+0.3$ | V | $\mathrm{V}_{\mathrm{ol}}$ must not exceed $\mathrm{V}_{\mathrm{ss}}+7.0 \mathrm{~V}$. All pins except P20 to P27, P31, P32, P40 to P47, P50 to P57 without a pull-up resistor |
|  | Vo2 | Vss - 0.3 | Vss +7.0 | V | P20 to P27, P31, P32, P40 to P47, and P50 to P57, without a pull-up resistor |
| "L" level maximum output current | IoL 1 | - | 10 | mA | All pins except P21, P26, P27, and power supply pins |
|  | loL2 | - | 20 | mA | P21, P26, and P27 |
| "L" level average output current | lolav1 | - | 4 | mA | Average value (operating current $\times$ operating rate) All pins except P21, P26, P27, and power supply pins. |
|  | lolav2 | - | 8 | mA | Average value (operating current $\times$ operating rate) P21, P26, and P27 |
| "L" level total maximum output current | Elo | - | 80 | mA |  |
| "L" level total average output current | $\sum$ lolav | - | 40 | mA | Average value (operating current $\times$ operating rate) |
| " H " level maximum output current | Іон1 | - | -5 | mA | All pins except P30 and power supply pins |
|  | Іон2 | - | -10 | mA | P30 |

(Continued)

## MB89150/150A Series

(Continued)
$\left(\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}\right)$

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| "H" level average output current | lohav1 | - | -2 | mA | Average value (operating current $\times$ operating rate) All pins except P30 and power supply pins. |
|  | lohav2 | - | -4 | mA | Average value (operating current $\times$ operating rate) P30 |
| "H" level total output current | $\sum$ Іон | - | -20 | mA |  |
| " H " level total average output current | $\sum$ lohav | - | -10 | mA | Average value (operating current $\times$ operating rate) |
| Power consumption | Po | - | 300 | mW |  |
| Operating temperature | TA | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 2. Recommended Operating Conditions

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc | $2.2 *$ | 6.0 | V | Normal operation assurance range Single clock system of the mask ROM product. |
|  |  | $2.2 * 1$ | 4.0 | V | Normal operation assurance range Dual-clock system of the mask ROM product. |
|  |  | $2.7{ }^{* 1}$ | 6.0 | V | MB89P155/PV150 |
|  |  | 1.5 | 6.0 | V | Retains the RAM state in stop mode |
| LCD power supply voltage | V0 to V3 | Vss | $\mathrm{Vcc}{ }^{\text {2 }}$ | V | V0 to V3 pins |
| LCD reference power supply input voltage | VIR | 1.3 | 2.2 | V | V1 pin on the products with a booster Reference power external input |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

*1: The minimum operating power supply voltage varies with the execution time (instruction cycle time) setting for the operating frequency.
*2: The LCD power supply voltage range and optimum value vary depending on the characteristics of the liquidcrystal display element.

## MB89150/150A Series



Figure 1 Operating Voltage vs. Main Clock Operating Frequency (MB89P155/PV150, and single-clock MB89151/A, 152/A, 153/A, 154/A, and MB89155/A)


Figure 2 Operating Voltage vs. Main Clock Operating Frequency (Dual-clock MB89151/A, 152/A, 153/A, 154/A, and MB89155/A)

Figures 1 and 2 indicate the operating frequency of the external oscillator at a minimum execution time of $4 / \mathrm{Fch}$.
Since the operating voltage range is dependent on the minimum execution time, see the minimum execution time if the operating speed is switched using a gear.

## MB89150/150A Series

## 3. DC Characteristics

| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| " H " level input voltage | $\mathrm{V}_{\text {IH }}$ | P00 to P07, P10 to P17, P20 to P27 | - | 0.7 Vcc | - | $\mathrm{Vcc}+0.3$ | V | CMOS input |
|  | V HS | RST, MODO, MOD1, EC, SI, SCK, INT10 to INT13, INT20 to INT27 |  | 0.8 Vcc | - | Vss +0.3 | V | Hysteresis input |
| "L" level input voltage | VIL | P00 to P07, P10 to P17, P20 to P27 |  | Vss-0.3 | - | 0.3 Vcc | V | CMOS input |
|  | Vııs | RST, MODO, MOD1, EC, SI, SCK, INT10 to INT13, INT20 to INT27 |  | Vss-0.3 | - | 0.2 Vcc | V | Hysteresis input |
| Open-drain output pin application voltage | Vo | P20 to P27, P31, P32, P40 to P47, P50 to P57 |  | Vss-0.3 | - | $\mathrm{Vss}+6.0^{+1}$ | V | Without pull-up resistor |
| "H" level output voltage | Voh1 | P00 to P07, P10 to P17 | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 2.4 | - | - | V |  |
|  | Vон2 | P30 | $\mathrm{I} \mathrm{O}=-6.0 \mathrm{~mA}$ | 4.0 | - | - | V |  |
| "L" level output voltage | Vol1 | P00 to P07, P10 to P17, P20, P22 to P25, P30 to P32, P40 to P47, P50 to P57 | $\mathrm{loL}=1.8 \mathrm{~mA}$ | - | - | 0.4 | V |  |
|  | VoL2 | P21, P26, P27 | $\mathrm{loL}=8.0 \mathrm{~mA}$ | - | - | 0.4 | V |  |
|  | Voı3 | RST | $\mathrm{loL}=4.0 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input leakage current (Hi-z output leakage current) | ILI | MOD0, MOD1, P30, P00 to P07, P10 to P17 | $0.0 \mathrm{~V}<\mathrm{V}_{1}<\mathrm{V}_{\text {cc }}$ | - | - | $\pm 5$ | $\mu \mathrm{A}$ | Without pull-up resistor |
|  | Lı12 | P20 to P27, P31, P32, P40 to P47, P50 to P57 | $0.0 \mathrm{~V}<\mathrm{V}_{1}<6.0 \mathrm{~V}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ | Without pull-up resistor |
| Pull-up resistance | Rpull | P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P57, RST | $\mathrm{V}=0.0 \mathrm{~V}$ | 25 | 50 | 100 | k $\Omega$ | With pull-up resistor |
| Common output impedance | Rvcom | COM0 to COM3 | V 1 to $\mathrm{V} 3=5.0 \mathrm{~V}$ | - | - | 2.5 | k $\Omega$ |  |
| Segment output impedance | Ruseg | SEG0 to SEG35 | V 1 to $\mathrm{V} 3=5.0 \mathrm{~V}$ | - | - | 15 | k $\Omega$ |  |
| LCD divided resistance | Rlcd | - | Between <br> Vcc and V0 | 300 | 500 | 750 | $\mathrm{k} \Omega$ | Products without a booster only |
| LCD leakage current | ILcoL | V0 to V3, COMO to COM3 SEG0 to SEG35 | - | - | - | $\pm 1$ | $\mu \mathrm{A}$ |  |

(Continued)

## MB89150/150A Series

$\left(\mathrm{V} \mathrm{cc}=+5.0 \mathrm{~V}, \mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Booster for LCD driving output voltage | Vov3 | V3 | $\mathrm{V} 1=1.5 \mathrm{~V}$ | 4.3 | 4.5 | 4.7 | V | Products with a booster only |
|  | Vov2 | V2 |  | 2.9 | 3.0 | 3.1 | V |  |
| Reference output voltage for LCD driving | Vov1 | V1 | $\mathrm{lin}=0 \mu \mathrm{~A}$ | 1.3 | 1.5 | 1.7 | V |  |
| Power supply current*2 | lcc 1 | Vcc | $\begin{aligned} & \mathrm{F} \mathrm{CH}=4.2 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \text { tinst }^{3}=0.95 \mu \mathrm{~s} \\ & \text { Main clock } \\ & \text { operation } \end{aligned}$ | - | 3.0 | 4.5 | mA | MB89151/A, 152/A, 153/A, 154/A, 155/A, MB89PV150101 to 105 |
|  |  |  |  | - | 3.8 | 6.0 | mA | $\begin{aligned} & \text { MB89P155-101 } \\ & \text { to 105/201 to } 205 \end{aligned}$ |
|  | Icc2 |  | $\begin{aligned} & \mathrm{FcH}=4.2 \mathrm{MHz}, \\ & \mathrm{~V} \mathrm{cc}=3.0 \mathrm{~V} \\ & \text { tinst }^{3}=15.2 \mu \mathrm{~s} \\ & \text { Main clock } \\ & \text { operation } \end{aligned}$ | - | 0.25 | 0.4 | mA | MB89151/A, 152/A,153/A, 154/A, 155/A, MB89PV150101 to 105 |
|  |  |  |  | - | 0.85 | 1.4 | mA | $\begin{aligned} & \text { MB89P155-101 } \\ & \text { to 105/201 to } 205 \end{aligned}$ |
|  | Iccl |  | $\begin{aligned} & \mathrm{FcL}=32.768 \mathrm{kHz}, \\ & \mathrm{Vcc}=3.0 \mathrm{~V} \\ & \text { tinst }^{+3}=61 \mu \mathrm{~s} \\ & \text { Subclock } \\ & \text { operation } \end{aligned}$ | - | 0.05 | 0.1 | mA | MB89151/A, 152/A, 153/A, 154/A, 155/A, MB89PV150101 to 105 |
|  |  |  |  | - | 0.65 | 1.1 | mA | $\begin{aligned} & \text { MB89P155-101 } \\ & \text { to 105/201 to } 205 \end{aligned}$ |
|  | Iccs1 |  | $\begin{aligned} & \mathrm{FcH}=4.2 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \text { tinst }^{+3}=0.95 \mu \mathrm{~s} \\ & \text { Main clock } \\ & \text { sleep mode } \end{aligned}$ | - | 0.8 | 1.2 | mA |  |
|  | Iccs2 |  | $\begin{aligned} & \mathrm{F} \mathrm{FH}=4.2 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{cc}}=3.0 \mathrm{~V} \\ & \text { tinst }^{*}=15.2 \mu \mathrm{~s} \\ & \text { Main clock } \\ & \text { sleep mode } \end{aligned}$ | - | 0.2 | 0.3 | mA |  |
|  | Iccsl |  | $\begin{aligned} & \mathrm{Fcl}=32.768 \mathrm{kHz}, \\ & \mathrm{Vcc}=3.0 \mathrm{~V} \\ & \text { tinst }^{+3}=61 \mu \mathrm{~s} \\ & \text { Subclock } \\ & \text { sleep mode } \end{aligned}$ | - | 25 | 50 | $\mu \mathrm{A}$ |  |

(Continued)

## MB89150/150A Series

(Continued)

| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Power supply current ${ }^{2}$ | Ісст | Vcc | $\begin{aligned} & \mathrm{FcL}=32.768 \mathrm{kHz}, \\ & \mathrm{Vcc}=3.0 \mathrm{~V} \\ & \text { Watch mode } \end{aligned}$ | - | 10 | 15 | $\mu \mathrm{A}$ | MB89151/2/3/4/5, <br> MB89P155-101 <br> to 105, <br> MB89PV150-101 <br> to 105 |
|  | Iccta |  | $\mathrm{FcL}=32.768 \mathrm{kHz}$, <br> $\mathrm{Vcc}=3.0 \mathrm{~V}$ <br> - Watch mode <br> - During reference voltage generator and booster operation | - | 250 | 400 | $\mu \mathrm{A}$ | MB89151A/2A/ <br> 3A/4A/5A, <br> MB89P155-201 <br> to 205 |
|  |  |  |  | - | 0.1 | 1 | $\mu \mathrm{A}$ | MB89151/2/3/4/5 |
|  | Іcch |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{Vcc}=5.0 \mathrm{~V} \\ & \text { Stop mode } \end{aligned}$ | - | 0.1 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { MB89PV150-101 } \\ & \text { to 05, } \\ & \text { MB89P155-101 } \\ & \text { to 105 } \end{aligned}$ |
| Input capacitance | CIn | Other than $\mathrm{V}_{\mathrm{cc}}$, $\mathrm{V}_{\mathrm{ss}}$ | $\mathrm{f}=1 \mathrm{MHz}$ | - | 10 | - | pF |  |

*1: P31 and P32 are applicable only for products of the MB89150 series (without the "A" suffix). P40 to P47 and P50 to P57 are applicable when selected as ports.
*2: The power supply current is measured at the external clock, open output pins, and the external LCD dividing resistor (or external input for the reference voltage).
In the case of the MB89PV150, the current consumed by the connected EPROM and ICE is not included.
*3: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."
Note: For pins which serves as the segment (SEG20 to SEG35) and ports (P40 to P47, P50 to P57), see the port parameter when these pins are used as ports and the segment parameter when they are used as segments. P31 and P32 are applicable only for products without a booster (applicable as external capacitor connection pins for products with a booster).

## MB89150/150A Series

## 4. AC Characteristics

(1) Reset Timing

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
|  |  |  | Min. | Max. |  |  |
| RST "L" pulse width | tzızH | - | 48 theyl | - | ns |  |


(2) Power-on Reset

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Power supply rising time | tR | - | - | 50 | ms | Power-on reset function only |
| Power supply cut-off time | toff |  | 1 | - | ms | Due to repeated operations |

Note: Make sure that power supply rises within the selected oscillation stabilization time.
If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.


## MB89150/150A Series

## (3) Clock Timing

| Parameter |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Pin | Value |  |  | Unit | Remarks |
|  |  |  | Min. | Typ. | Max. |  |  |
| Clock frequency | Fch | $\mathrm{X0}, \mathrm{X} 1$ | 1 | - | 4.2 | MHz | Main clock |
|  | Fcı | X0A, X1A | - | 32.768 | - | kHz | Subclock |
| Clock cycle time | thcyl | X0, X1 | 238 | - | 1000 | ns | Main clock |
|  | tıcyl | X0A, X1A | - | 30.5 | - | $\mu \mathrm{S}$ | Subclock |
| Input clock pulse width | $\begin{aligned} & \hline \mathrm{P}_{\mathrm{wH}} \\ & \mathrm{P}_{\mathrm{wL}} \end{aligned}$ | X0 | 20 | - | - | ns | External clock |
|  | Pwh Pwll | X0A | - | 15.2 | - | $\mu \mathrm{s}$ |  |
| Input clock pulse rising/falling time | $\begin{aligned} & \mathrm{tcR} \\ & \mathrm{tcF} \end{aligned}$ | X0, X0A | - | - | 10 | ns |  |

## X0 and X1 Timing and Conditions



## Main Clock Conditions



When an external clock
is used


When the CR oscillation option is used


## MB89150/150A Series

## X0A and X1A Timing and Conditions



## Subclock Conditions



When an external clock is used


When the single clock
option is used

(4) Instruction Cycle

| Parameter | Symbol | Value | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Instruction cycle (minimum execution time) | tinst | 4/Fсн, 8/Fсн, 16/Fcн, 64/Fсн | $\mu \mathrm{s}$ | (4/FCH) tinst $=0.95 \mu \mathrm{~s}$ when operating at $\mathrm{F}_{\mathrm{CH}}=4.2 \mathrm{MHz}$ |
|  |  | 2/FcL | $\mu \mathrm{S}$ | $\text { tinst }=61.036 \mu \mathrm{~s} \text { when operating at }$ $\mathrm{FCL}_{\mathrm{CL}}=32.768 \mathrm{kHz}$ |

## MB89150/150A Series

## (5) Serial I/O Timing

| Parameter | Symbol | Pin | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscyc | SCK | Internal shift clock mode | 2 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK $\downarrow \rightarrow$ SO time | tstov | SCK, SO |  | -200 | 200 | ns |  |
| Valid SI $\rightarrow$ SCK $\uparrow$ | tivs | SI, SCK |  | 0.5 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK $\uparrow \rightarrow$ valid SI hold time | tshix | SCK, SI |  | 0.5 tins** | - | $\mu \mathrm{s}$ |  |
| Serial clock "H" pulse width | tshsL | SCK | External shift clock mode | 1 tinst* | - | $\mu \mathrm{s}$ |  |
| Serial clock "L" pulse width | tslsh | SCK |  | 1 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |
| SCK $\downarrow \rightarrow$ SO time | tslov | SCK, SO |  | 0 | 200 | ns |  |
| Valid SI $\rightarrow$ SCK $\uparrow$ | tivsh | SI, SCK |  | 0.5 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK $\uparrow \rightarrow$ valid SI hold time | tshix | SCK, SI |  | 0.5 tins* | - | $\mu \mathrm{s}$ |  |

*: For information on tinst, see "(4) Instruction Cycle."

## Internal Shift Clock Mode



## External Shift Clock Mode



## MB89150/150A Series

## (6) Peripheral Input Timing

$\left(\mathrm{V} \mathrm{cc}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V} s \mathrm{~s}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Peripheral input "H" pulse width 1 | tıLIH1 | INT10 to INT13, EC | 1 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" pulse width 1 | thliL1 |  | 1 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Peripheral input "H" pulse width 2 | tıLIH2 | INT20 to INT27 | 2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" pulse width 2 | tIHIL2 |  | 2 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |

* : For information on tinst, see "(4) Instruction Cycle."



## MB89150/150A Series

## EXAMPLE CHARACTERISTICS

(1) "L" Level Output Voltage

(2) "H" Level Output Voltage

Vcc - Vohi vs. Іoh


Vcc-Voh2 vs. Іон

(Continued)

## MB89150/150A Series

(3) "H" Level Input Voltage/"L" level Input Voltage
(CMOS input)

(Hysteresis input)

$\mathrm{V}_{\mathrm{IH}}$ : Threshold when input voltage in hysteresis characteristics is set to "H" level
Viss: Threshold when input voltage in hysteresis characteristics is set to " $L$ " level
(4) Power Supply Current (External Clock)


(Continued)

## MB89150/150A Series




Iccl vs. Vcc (Mask ROM product)


(Continued)

## MB89150/150A Series

(Continued)



## (5) Pull-up Resistance



## INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.
Table 1 Instruction Symbols

| Symbol | Meaning |
| :---: | :--- |
| dir | Direct address (8 bits) |
| off | Offset (8 bits) |
| ext | Extended address (16 bits) |
| \#vct | Vector table number (3 bits) |
| \#d8 | Immediate data (8 bits) |
| \#d16 | Immediate data (16 bits) |
| dir: b | Bit direct address (8:3 bits) |
| rel | Branch relative address (8 bits) |
| @ | Register indirect (Example: @A, @IX, @EP) |
| A | Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| AH | Upper 8 bits of accumulator A (8 bits) |
| AL | Lower 8 bits of accumulator A (8 bits) |
| T | Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the <br> instruction in use.) |
| TH | Upper 8 bits of temporary accumulator T (8 bits) |
| TL | Lower 8 bits of temporary accumulator T (8 bits) |
| IX | Index register IX (16 bits) |

(Continued)

## MB89150/150A Series

(Continued)

| Symbol |  |
| :---: | :--- |
| EP | Extra pointer EP (16 bits) |
| PC | Program counter PC (16 bits) |
| SP | Stack pointer SP (16 bits) |
| PS | Program status PS (16 bits) |
| dr | Accumulator A or index register IX (16 bits) |
| CCR | Condition code register CCR (8 bits) |
| RP | Register bank pointer RP (5 bits) |
| Ri | General-purpose register Ri (8 bits, $\mathrm{i}=0$ to 7$)$ |
| $\times$ | Indicates that the very $\times$ is the immediate data. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $(\times)$ | Indicates that the contents of $\times$ is the target of accessing. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $((\times))$ | The address indicated by the contents of $\times$ is the target of accessing. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |

Columns indicate the following:

| Mnemonic: | Assembler notation of an instruction |
| :--- | :--- |
| $\sim:$ | Number of instructions |
| \#: | Number of bytes |
| Operation: | Operation of an instruction |

TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:

- "-" indicates no change.
- dH is the 8 upper bits of operation description data.
- AL and AH must become the contents of AL and AH immediately before the instruction is executed.
- 00 becomes 00 .
$\mathrm{N}, \mathrm{Z}, \mathrm{V}, \mathrm{C}: \quad$ An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.
OP code: $\quad$ Code of an instruction. If an instruction is more than one code, it is written according to the following rule:
Example: 48 to $4 \mathrm{~F} \leftarrow$ This indicates $48,49, \ldots 4 \mathrm{~F}$.


## MB89150/150A Series

Table 2 Transfer Instructions (48 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV dir,A | 3 | 2 | $($ dir $) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 45 |
| MOV @IX +off,A | 4 | 2 | $($ (IX) + off $) \leftarrow(A)$ | - | - | - | ---- | 46 |
| MOV ext,A | 4 | 3 | $(\mathrm{ext}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 61 |
| MOV @EP,A | 3 | 1 | $($ (EP) ) $\leftarrow(\mathrm{A})$ | - | - | - | ---- | 47 |
| MOV Ri,A | 3 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 48 to 4F |
| MOV A,\#d8 | 2 | 2 | $(A) \leftarrow d 8$ | AL | - | - | + + -- | 04 |
| MOV A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow$ (dir) | AL | - | - | + +-- | 05 |
| MOV A,@IX +off | 4 | 2 | (A) $\leftarrow\left(\begin{array}{l}(I X)+\text { off })\end{array}\right.$ | AL | - | - | + + - - | 06 |
| MOV A,ext | 4 | 3 | (A) $\leftarrow$ (ext) | AL | - | - | + + - - | 60 |
| MOV A,@A | 3 | 1 | $(\mathrm{A}) \leftarrow\left(\begin{array}{l}\text { ( }) ~\end{array}\right)$ | AL | - | - | + + - - | 92 |
| MOV A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow((\mathrm{EP}))$ | AL | - | - | + + - - | 07 |
| MOV A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Ri})$ | AL | - | - | + + - - | 08 to 0F |
| MOV dir,\#d8 | 4 | 3 | (dir) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 85 |
| MOV @IX +off,\#d8 | 5 | 3 | ( (IX) +off ) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 86 |
| MOV @EP,\#d8 | 4 | 2 | $($ (EP) ) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 87 |
| MOV Ri,\#d8 | 4 | 2 | (Ri) $\leftarrow$ d8 | - | - | - | ---- | 88 to 8F |
| MOVW dir,A | 4 | 2 | $($ dir $) \leftarrow(\mathrm{AH}),($ dir +1$) \leftarrow(\mathrm{AL})$ | - | - | - | ---- | D5 |
| MOVW @IX +off,A | 5 | 2 | $\begin{aligned} & ((\mathrm{IX})+\mathrm{off}) \leftarrow(\mathrm{AH}), \\ & ((\mathrm{IX})+\mathrm{off}+1) \leftarrow(\mathrm{AL}) \end{aligned}$ | - | - | - | ---- | D6 |
| MOVW ext,A | 5 | 3 | $(\mathrm{ext}) \leftarrow(\mathrm{AH}),(\mathrm{ext}+1) \leftarrow(\mathrm{AL})$ | - | - | - | ---- | D4 |
| MOVW @EP,A | 4 | 1 | $((E P)) \leftarrow(A H),((E P)+1) \leftarrow(A L)$ | - | - | - | ---- | D7 |
| MOVW EP,A | 2 | 1 | $(\mathrm{EP}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E3 |
| MOVW A,\#d16 | 3 | 3 | $(\mathrm{A}) \leftarrow \mathrm{d} 16$ | AL | AH | dH | + | E4 |
| MOVW A,dir | 4 | 2 | $(\mathrm{AH}) \leftarrow($ dir $),(\mathrm{AL}) \leftarrow($ dir +1$)$ | AL | AH | dH | + + - - | C5 |
| MOVW A,@IX +off | 5 | 2 | $(\mathrm{AH}) \leftarrow($ (IX) +off$)$, <br> $(A L) \leftarrow((\mathrm{IX})+$ off +1$)$ | AL | AH | dH | + + | C6 |
| MOVW A,ext | 5 | 3 | $(\mathrm{AH}) \leftarrow($ ext $),(\mathrm{AL}) \leftarrow($ ext +1$)$ | AL | AH | dH | + | C4 |
| MOVW A,@A | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{A})),(\mathrm{AL}) \leftarrow((\mathrm{A}))+1)$ | AL | AH | dH | + | 93 |
| MOVW A,@EP | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{EP}) \mathrm{)},(\mathrm{AL}) \leftarrow((\mathrm{EP})+1)$ | AL | AH | dH | + +-- | C7 |
| MOVW A,EP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{EP})$ | - | - | dH | ---- | F3 |
| MOVW EP,\#d16 | 3 | 3 | $(E P) \leftarrow d 16$ | - | - | - | ---- | E7 |
| MOVW IX,A | 2 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E2 |
| MOVW A,IX | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{IX})$ | - | - | dH | ---- | F2 |
| MOVW SP,A | 2 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E1 |
| MOVW A,SP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{SP})$ | - | - | dH | ---- | F1 |
| MOV @A,T | 3 |  | $($ (A) $) \leftarrow(\mathrm{T})$ | - | - | - | ---- | 82 |
| MOVW @A,T | 4 |  | $((\mathrm{A})) \leftarrow(\mathrm{TH}),((\mathrm{A})+1) \leftarrow(\mathrm{TL})$ | - | - | - | --- | 83 |
| MOVW IX,\#d16 | 3 | 3 | (IX) $\leftarrow \mathrm{d} 16$ | - | - | - | ---- | E6 |
| MOVW A,PS | 2 |  | $(\mathrm{A}) \leftarrow$ (PS) | - | - | dH | ---- | 70 |
| MOVW PS,A | 2 | 1 | $(\mathrm{PS}) \leftarrow(\mathrm{A})$ | - | - | - | + + + + | 71 |
| MOVW SP,\#d16 | 3 | 3 | $(\mathrm{SP}) \leftarrow \mathrm{d} 16$ | - | - | - | --- - | E5 |
| SWAP | 2 | 1 | $(\mathrm{AH}) \leftrightarrow(\mathrm{AL})$ | - | - | AL | ---- | 10 |
| SETB dir: b | 4 | 2 | (dir): $\mathrm{b} \leftarrow 1$ | - | - | - | ---- | A8 to AF |
| CLRB dir: $b$ | 4 | 2 | (dir): $\mathrm{b} \leftarrow 0$ | - | - | - | ---- | A0 to A7 |
| XCH A, ${ }^{\text {T }}$ | 2 | 1 | $(\mathrm{AL}) \leftrightarrow(\mathrm{TL})$ | AL | - | - | ---- | 42 |
| XCHW A,T | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{T})$ | AL | AH | dH | ---- | 43 |
| XCHW A,EP | 3 | 1 | (A) $\leftrightarrow(\mathrm{EP})$ | _ | - | dH | ---- | F7 |
| XCHW A,IX | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{IX})$ | - | - | dH | ---- | F6 |
| XCHW A,SP | 3 | 1 | (A) $\leftrightarrow(\mathrm{SP})$ | - | - | dH | ---- | F5 |
| MOVW A,PC | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PC})$ | - | - | dH | ---- | F0 |

Notes: • During byte transfer to $\mathrm{A}, \mathrm{T} \leftarrow \mathrm{A}$ is restricted to low bytes.

- Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of $\mathrm{F}^{2} \mathrm{MC}-8$ family)


## MB89150/150A Series

Table 3 Arithmetic Operation Instructions (62 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDC A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{Ri})+\mathrm{C}$ | - | - | - | + + + + | 28 to 2F |
| ADDC A,\#d8 | 2 | 2 | $(A) \leftarrow(A)+d 8+C$ | - | - | - | + + + + | 24 |
| ADDC A,dir | 3 | 2 | $(A) \leftarrow(A)+($ dir $)+C$ | - | - | - | + + + + | 25 |
| ADDC A,@IX +off | 4 | 2 | $(A) \leftarrow(A)+($ IX $)+$ off $)+C$ | - | - | - | + + + + | 26 |
| ADDC A,@EP | 3 | 1 | $(A) \leftarrow(A)+((E P))+C$ | - | - | - | + + + + | 27 |
| ADDCW A | 3 | 1 | $(A) \leftarrow(A)+(T)+C$ | - | - | dH | + + + + | 23 |
| ADDC A | 2 | 1 | $(A L) \leftarrow(A L)+(T L)+C$ | - | - | - | + + + + | 22 |
| SUBC A,Ri | 3 | 1 | $(A) \leftarrow(A)-(R i)-C$ | - | - | - | + + + + | 38 to 3F |
| SUBC A,\#d8 | 2 | 2 | $(A) \leftarrow(A)-d 8-C$ | - | - | - | + + + + | 34 |
| SUBC A,dir | 3 | 2 | $(A) \leftarrow(A)-($ dir $)-C$ | - | - | - | $++++$ | 35 |
| SUBC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ (IX) +off $)-\mathrm{C}$ | - | - | - | + + + + | 36 |
| SUBC A,@EP | 3 | 1 | $(A) \leftarrow(A)-((E P))-C$ | - | - | - | + + + + | 37 |
| SUBCW A | 3 | 1 | $(A) \leftarrow(T)-(A)-C$ | - | - | dH | + + + + | 33 |
| SUBC A | 2 | 1 | $(A L) \leftarrow(T L)-(A L)-C$ | - | - | - | + + + + | 32 |
| INC Ri | 4 | 1 | $(R \mathrm{i}) \leftarrow(\mathrm{Ri})+1$ | - | - | - | + + + - | C8 to CF |
| INCW EP | 3 | 1 | $(E P) \leftarrow(E P)+1$ | - | - | - | ---- | C3 |
| INCW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})+1$ | - | - | - | ---- | C2 |
| INCW A | 3 | 1 | $(A) \leftarrow(A)+1$ | - | - | dH | + + - - | C0 |
| DEC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})-1$ | - | - | - | + + + - | D8 to DF |
| DECW EP | 3 | 1 | $(E P) \leftarrow(E P)-1$ | - | - | - | - - - - | D3 |
| DECW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})-1$ | - | - | - | - --- | D2 |
| DECW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})-1$ | - | - | dH | + + - - | D0 |
| MULU A | 19 | 1 | $(A) \leftarrow(A L) \times(T L)$ | - | - | dH | ---- | 01 |
| DIVU A | 21 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{T}) /(\mathrm{AL}), \mathrm{MOD} \rightarrow(\mathrm{T})$ | dL | 00 | 00 | - | 11 |
| ANDW A | 3 | 1 | $(A) \leftarrow(A) \wedge(T)$ | - | - | dH | + + R - | 63 |
| ORW A | 3 | 1 | $(A) \leftarrow(A) \vee(T)$ | - | - | dH | $++\mathrm{R}-$ | 73 |
| XORW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{T})$ | - | - | dH | + + R - | 53 |
| CMP A | 2 | 1 | (TL) - (AL) | - | - | - | $++++$ | 12 |
| CMPW A | 3 | 1 | (T) - (A) | - | - | - | + + + + | 13 |
| RORC A | 2 | 1 | $\rightarrow \mathrm{C} \rightarrow \mathrm{A} \square$ | - | - | - | + + - + | 03 |
| ROLC A | 2 | 1 | $\square \leftarrow \mathrm{A} \leftarrow$ | - | - | - | + + - + | 02 |
| CMP A,\#d8 | 2 | 2 | (A) - d8 | - | - | - | + + + + | 14 |
| CMP A,dir | 3 | 2 | (A) - (dir) | - | - | - | + + + + | 15 |
| CMP A,@EP | 3 | 1 | (A) $-($ (EP) $)$ | - | - | - | + + + + | 17 |
| CMP A,@IX +off | 4 | 2 | (A) - ( (IX) +off) | - | - | - | + + + + | 16 |
| CMP A,Ri | 3 | 1 | $(A)-(R i)$ | - | - | - | + + + + | 18 to 1F |
| DAA | 2 | 1 | Decimal adjust for addition | - | - | - | + + + + | 84 |
| DAS | 2 | 1 | Decimal adjust for subtraction | - | - | - | + + + + | 94 |
| XOR A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{TL})$ | - | - | - | + + R - | 52 |
| XOR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall \mathrm{d} 8$ | - | - | - | $++\mathrm{R}-$ | 54 |
| XOR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall$ (dir) | - | - | - | $++\mathrm{R}-$ | 55 |
| XOR A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{EP}))$ | - | - | - | $++\mathrm{R}-$ | 57 |
| XOR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall($ (IX) + off $)$ | - | - | - | $++\mathrm{R}-$ | 56 |
| XOR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{Ri})$ | - | - | - | $++\mathrm{R}-$ | 58 to 5F |
| AND A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{TL})$ | - | - | - | $++\mathrm{R}-$ | 62 |
| AND A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge \mathrm{d8}$ | - | - | - | $++\mathrm{R}-$ | 64 |
| AND A, dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge$ (dir) | - | - | - | $++\mathrm{R}-$ | 65 |

## MB89150/150A Series

(Continued)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{EP})$ ) | - | - | - | + + R - | 67 |
| AND A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 66 |
| AND A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{Ri})$ | - | - | - | + + R - | 68 to 6F |
| OR A | 2 | 1 | $(A) \leftarrow(A L) \vee(T L)$ | - | - | - | + + R - | 72 |
| OR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee \mathrm{d} 8$ | - | - | - | + + R - | 74 |
| OR A,dir | 3 | 2 | $(A) \leftarrow(A L) \vee($ dir $)$ | - | - | - | + + R - | 75 |
| OR A,@EP | 3 | 1 | $(A) \leftarrow(A L) \vee((E P))$ | - | - | - | + + R - | 77 |
| OR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 76 |
| OR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{Ri})$ | - | - | - | + + R - | 78 to 7F |
| CMP dir,\#d8 | 5 | 3 | (dir) - d8 | - | - | - | + + + + | 95 |
| CMP @EP,\#d8 | 4 | 2 | ( (EP) ) - d8 | _ | - | - | + + + + | 97 |
| CMP @IX +off,\#d8 | 5 | 3 | ( (IX) + off) - d8 | - | - | - | + + + + | 96 |
| CMP Ri,\#d8 | 4 | 2 | (Ri) - d8 | - | - | - | + + + + | 98 to 9F |
| INCW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$ | - | - | - | ---- | C1 |
| DECW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$ | - | - | - | ---- | D1 |

Table 4 Branch Instructions (17 instructions)

| Mnemonic | ~ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BZ/BEQ rel | 3 | 2 | If $Z=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FD |
| BNZ/BNE rel | 3 | 2 | If $\mathrm{Z}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FC |
| BC/BLO rel | 3 | 2 | If $\mathrm{C}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | F9 |
| BNC/BHS rel | 3 | 2 | If $\mathrm{C}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | F8 |
| BN rel | 3 | 2 | If $\mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FB |
| BP rel | 3 | 2 | If $\mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FA |
| BLT rel | 3 | 2 | If $V \forall N=1$ then $P C \leftarrow P C+$ rel | - | - | - | ---- | FF |
| BGE rel | 3 | 2 | If $\mathrm{V} \forall \mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FE |
| BBC dir: b,rel | 5 | 3 | If (dir: b$)=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | -+-- | B0 to B7 |
| BBS dir: b,rel | 5 | 3 | If (dir: b) $=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | -+-- | B8 to BF |
| JMP @A | 2 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E0 |
| JMP ext | 3 | 3 | (PC) $\leftarrow$ ext | - | - | - | ---- | 21 |
| CALLV \#vct | 6 | 1 | Vector call | - | - | - | ---- | E8 to EF |
| CALL ext | 6 | 3 | Subroutine call | - | - | - | ---- | 31 |
| XCHW A,PC | 3 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A}),(\mathrm{A}) \leftarrow(\mathrm{PC})+1$ | - | - | dH | ---- | F4 |
| RET | 4 | 1 | Return from subrountine | - | - | - | ---- | 20 |
| RETI | 6 | 1 | Return form interrupt | - | - | - | Restore | 30 |

Table 5 Other Instructions (9 instructions)

| Mnemonic | $\sim$ | $\#$ | Operation | TL | TH | AH | NZ V C | OP code |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: |
| PUSHW A | 4 | 1 |  | - | - | - | ---- | 40 |
| POPW A | 4 | 1 |  | - | - | dH | ---- | 50 |
| PUSHW IX | 4 | 1 |  | - | 41 |  |  |  |
| POPW IX | 4 | 1 |  | - | - | - | --- | 51 |
| NOP | 1 | 1 |  | - | - | - | ---- | 00 |
| CLRC | 1 | 1 |  | - | - | - | $---R$ | 81 |
| SETC | 1 | 1 |  | - | - | - | $---S$ | 91 |
| CLRI |  |  | - | - | - | ---- | 80 |  |
| SETI | 1 | 1 |  | - | - | - | ---- | 90 |

## MB89150/150A Series

- INSTRUCTION MAP

| L H | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | NOP | SWAP | RET | RETI | $\begin{array}{r\|} \hline \mathrm{JSHW} \\ \mathrm{~A} \end{array}$ | $\left\lvert\, \begin{aligned} \mathrm{AOPW} \\ \end{aligned}\right.$ | MOV A,ext |  | CLRI | SETI | CLRB dir: 0 | BBC dir: 0 , rel | $\mathrm{INCW}_{\mathrm{A}}$ | DECW ${ }_{\text {a }}$ | @A | $\begin{aligned} & \mathrm{MOVW} \\ & \mathrm{~A}, \mathrm{PC} \end{aligned}$ |
| 1 | A | A | JMP addr16 | CALL addr16 | $\begin{array}{r} \mathrm{SHW} \\ \mathrm{IX} \end{array}$ | $\begin{array}{\|r\|} \hline \text { POPW } \\ \text { IX } \end{array}$ | MOV ext,A |  | CLRC | TC | $\begin{aligned} & \mathrm{B} \\ & \mathrm{r}: 1 \end{aligned}$ | $\begin{aligned} & \mathrm{BC}, 1, \mathrm{rel} \end{aligned}$ | $\begin{aligned} & \mathrm{w} \\ & \mathrm{SP} \end{aligned}$ | $\begin{gathered} \mathrm{CW} \\ \mathrm{SP} \end{gathered}$ | $\begin{aligned} & \hline \mathrm{W} \\ & \mathrm{P}, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{W} \\ & \mathrm{SP} \end{aligned}$ |
| 2 | $\mathrm{LC}_{\mathrm{A}}$ | CMP A | ADDC A | SUBC A | $\begin{gathered} \mathrm{CH} \\ \mathrm{~A}, \mathrm{~T} \end{gathered}$ | A | AND A | OR ${ }^{\text {a }}$ | MOV @A,T | MOV <br> A,@A | CLRB dir: 2 | $\begin{array}{l\|} \hline \mathrm{BC} \\ \mathrm{ir}: 2, \mathrm{rel} \end{array}$ | $\begin{aligned} & v_{\mathrm{IX}} \\ & \hline \end{aligned}$ |  |  |  |
| 3 |  |  |  |  |  |  |  | ORW ${ }_{\text {A }}$ |  |  |  | BBC dir: 3,rel | $\mathrm{NCW}_{\mathrm{EP}}$ | $\begin{gathered} W \\ E P \end{gathered}$ |  |  |
| 4 |  | CMP A,\#d8 | $\begin{array}{\|c\|} \hline \text { ADDC } \\ \text { A,\#d8 } \end{array}$ | $\underset{\text { A, \#d8 }}{\substack{\text { SUBC } \\ \hline}}$ |  |  | $\underset{\text { A,\#d8 }}{\mathrm{AND}}$ | OR A,\#d8 | DAA | DAS | $\begin{aligned} & \mathrm{B} \\ & \mathrm{r}: 4 \end{aligned}$ | C <br> dr: 4,el | $\begin{gathered} \text { IOVW } \\ \mathrm{A}, \mathrm{ext} \end{gathered}$ | MOVW ext,A |  | $\begin{gathered} \mathrm{CHW} \\ \mathrm{~A}, \mathrm{PC} \end{gathered}$ |
| 5 | MOV A,dir | CMP A,dir | $\begin{aligned} & \text { ADDC } \\ & \text { A,dir } \end{aligned}$ | SUBC A, dir | MOV dir,A | XOR A,dir | AND A,dir | OR A,dir | ;\#d8 | \#d8 | $\begin{gathered} \text { CLRB } \\ \text { dir: } 5 \end{gathered}$ | $\begin{aligned} & \mathrm{BC} \\ & \mathrm{ir}: 5, \mathrm{rel} \end{aligned}$ | $\begin{aligned} & \text { AOVW } \\ & \text { A,dir } \end{aligned}$ | $\underset{\text { dir,A }}{\mathrm{MOVW}}$ | MOVW SP,\#d16 | $\begin{gathered} \text { CHW } \\ \text { A,SP } \end{gathered}$ |
| 6 | A,@IX+d | $\begin{aligned} & \text { CMP } \\ & \text { A,@IX }+d \end{aligned}$ | ADDC <br> A,@IX +d | SUBC <br> A,@IX + | MOV @IX+d,A | A@,IX+d | AND <br> A,@IX+d | OR <br> A,@IX+d | MOV <br> @1X +d.\#d8 | CMP @1X $+d \neq d 8$ | $\begin{gathered} \text { CLRB } \\ \text { dir: } 6 \end{gathered}$ | BBC dir: 6,rel | MOVW <br> A,@IX+d | MOVW <br> @IX+d,A | MOVW <br> IX,\#d16 | $\underset{\mathrm{A}, \mathrm{IX}}{\mathrm{XCHW}}$ |
| 7 | @EP | $\left\lvert\, \begin{array}{\|l\|} \mathrm{CMP} \\ \mathrm{~A}, @ \mathrm{EP} \end{array}\right.$ | $\begin{aligned} & \text { ADDC } \\ & \text { A,@EP } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { SUBC } \\ \text { A,@EP } \end{array}$ | @EP,A | $\begin{aligned} & \text { XOR } \\ & \text { A,@EP } \end{aligned}$ | $\begin{array}{\|l\|} \text { AND } \\ \text { A,@EP } \end{array}$ |  | MOV @EP,\#d8 | CMP <br> @EP,\#d8 | $\begin{gathered} \text { CLRB } \\ \text { dir: } 7 \end{gathered}$ | BBC <br> dir: 7,rel | $\begin{aligned} & \text { MOVW } \\ & \text { A,@EP } \end{aligned}$ | MOVW @EP,A | MOVW EP,\#d16 | $\underset{\mathrm{A}, \mathrm{EP}}{\mathrm{XCHW}}$ |
| 8 | $\underset{\mathrm{A}, \mathrm{RO}}{\mathrm{MOV}}$ | $\begin{array}{\|c\|} \mathrm{CMP} \\ \hline \end{array}$ | ADDC <br> A,RO | SUBC A,RO | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{RO} 0, \mathrm{~A} \end{aligned}$ | $\underset{\mathrm{A}, \mathrm{RO}}{\mathrm{XOR}}$ | $\begin{array}{\|} \text { AND } \\ \text { A, R0 } \end{array}$ | $\mathrm{OR}_{\mathrm{A}, \mathrm{RO}}$ | $\begin{aligned} & \text { MOV } \\ & \text { R0,\#d8 } \end{aligned}$ | $\begin{aligned} & \text { CMP } \\ & \text { R0,\#d8 } \end{aligned}$ | $\begin{gathered} \text { SETB } \\ \text { dir: } 0 \end{gathered}$ | BBS <br> dir: 0,rel | $\mathrm{INC}_{\mathrm{RO}}$ | $\mathrm{DEC}_{\mathrm{RO}}$ | $\begin{array}{r} \text { EALLV } \\ \\ \hline 0 \end{array}$ | re |
| 9 | MOV A,R1 | CMP A,R1 | ADDC A,R1 | SUBC A,R1 | MOV R1,A | $\underset{\mathrm{A}, \mathrm{R} 1}{\mathrm{XOR}}$ | $\begin{array}{\|c\|} \hline \text { AND } \\ \text { A,R1 } \end{array}$ | OR A,R1 | MOV R1,\#d8 | CMP <br> R1,\#d8 | SETB dir: 1 | BBS dir: 1,rel | INC <br> R1 | $\mathrm{DEC}_{\mathrm{R} 1}$ | CALLV \#1 | BC <br> re |
| A | $\underset{\mathrm{A}, \mathrm{R} 2}{\mathrm{MOV}}$ | CMP A,R2 | ADDC A,R2 | SUBC A,R2 | MOV R2,A | XOR A,R2 | AND A,R2 | OR $\mathrm{A}, \mathrm{R} 2$ | MOV <br> R2,\#d8 | CMP <br> R2,\#d8 | $\begin{array}{\|c\|} \hline \text { SETB } \\ \text { dir: } 2 \end{array}$ | BBS dir: 2,rel | R2 | DEC <br> R2 | CALLV <br> \#2 | BP |
| B | $\underset{\mathrm{A}, \mathrm{R} 3}{\mathrm{MOV}}$ | CMP A,R3 | ADDC A,R3 | SUBC A,R3 | MOV R3,A | XOR A,R3 | AND A,R3 | OR A,R3 | MOV R3,\#d8 | CMP <br> R3,\#d8 | $\begin{array}{\|c\|} \hline \text { SETB } \\ \text { dir: } 3 \end{array}$ | BBS dir: 3,rel | R3 | DEC | CALLV \#3 | re |
| C | $\underset{\mathrm{A}, \mathrm{R4}}{\mathrm{MOV}}$ | $\underset{\mathrm{A}, \mathrm{R} 4}{\mathrm{CMP}}$ | ADDC A,R4 | SUBC A,R4 | MOV R4,A | XOR A,R4 | AND A,R4 | OR A,R4 | $\begin{aligned} & \text { MOV } \\ & \mathrm{R} 4, \# \mathrm{~d} 8 \end{aligned}$ | CMP <br> R4,\#d8 | $\begin{aligned} & \text { SETB } \\ & \quad \text { dir: } 4 \end{aligned}$ | BBS <br> dir: 4,rel | R4 | DEC <br> R4 | CALLV \#4 | rel |
| D | $\underset{\mathrm{A}, \mathrm{R} 5}{\mathrm{MOV}}$ | $\underset{\mathrm{A}, \mathrm{R} 5}{\mathrm{CMP}}$ | ADDC <br> A,R5 | SUBC A,R5 | MOV R5,A | $\begin{aligned} & \text { XOR } \\ & \text { A,R5 } \end{aligned}$ | $\begin{array}{\|c} \text { AND } \\ \text { A,R5 } \end{array}$ | OR A,R5 | MOV R5,\#d8 | $\begin{array}{\|l\|l\|} \hline \text { CMP } \\ \text { R5,\#d8 } \end{array}$ | $\begin{gathered} \text { SETB } \\ \text { dir: } 5 \end{gathered}$ | BBS <br> dir: 5 ,el | R5 | $\mathrm{DEC}_{\text {R5 }}$ | $\underset{\# 5}{\text { CALLV }}$ | rel |
| E | $\underset{\mathrm{A}, \mathrm{R} 6}{\mathrm{MOV}}$ | $\underset{\mathrm{A}, \mathrm{R} 6}{\mathrm{CMP}}$ | ADDC <br> A,R6 | SUBC A,R6 | MOV R6,A | $\begin{aligned} & \mathrm{XOR} \\ & \mathrm{~A}, \mathrm{R} 6 \end{aligned}$ | $\begin{array}{\|c} \text { AND } \\ \text { A, R6 } \end{array}$ | OR <br> A,R6 | MOV R6,\#d8 | $\begin{aligned} & \text { CMP } \\ & \text { R6,\#d8 } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { dir: } 6 \end{array}$ | BBS dir: 6,rel | R6 | $\mathrm{DEC}_{\mathrm{R6}}$ | CALLV $\# 6$ | BGE <br> rel |
| F | MOV A,R7 | CMP A,R7 | $\begin{array}{\|c\|} \hline \text { ADDC } \\ \text { A,R7 } \end{array}$ | SUBC A,R7 | $\begin{aligned} & \text { MOV } \\ & \text { R7,A } \end{aligned}$ | XOR A,R7 | $\underset{\mathrm{A}, \mathrm{R} 7}{\mathrm{AND}}$ | OR A,R7 | MOV R7,\#d8 | CMP <br> R7,\#d8 | $\begin{array}{\|l\|} \text { SETB } \\ \text { dir: } 7 \end{array}$ | BBS <br> dir: 7,rel | R7 | $\mathrm{DEC}_{\mathrm{R7}}$ | $\begin{gathered} \text { CALLV } \\ \hline 7 \end{gathered}$ | ${ }^{\text {BLT }}$ rel |

## MB89150/150A Series

## MASK OPTIONS

| No. | Part number | MB89151/1A, 2/2A, 3/3A, 4/4A, 5/5A | MB89P155 | MB89PV150 |
| :---: | :---: | :---: | :---: | :---: |
|  | Specifying procedure | Specify when ordering masking | Set with EPROM programmer | Setting not possible |
| 1 | Pull-up resistors P00 to P07, P10 to P17 | Selectable per pin | Can be set per pin | Fixed to without a pull-up resistor |
| 2 | Pull-up resistors <br> P40 to P47, P50 to P57 | Selectable per pin (Only when segment output is not selected.) | Fixed to without a pull-up resistor |  |
| 3 | Pull-up resistors P20 to P27 | Selectable by pin | Fixed to without a pull-up resistor |  |
| 4 | Power-on reset With power-on reset Without power-on reset | Selectable | Selectable | Fixed to with power-on reset |
| 5 | Selection of oscillation stabilization time <br> - The initial value of the oscillation stabilization time for the main clock can be set by selecting the values of the WTM1 and WTM0 bits on the right. | Selectable   <br> WTM1   <br> WTM0   <br> 0 $0:$ $2^{2 /} / F_{C H}$ <br> 0 $1:$ $2^{12} / F_{c H}$ <br> 1 $0:$ $2^{26} / F_{C H}$ <br> 1 $1:$ $2^{28} / F_{c H}$ | Selectable    <br> WTM1 WTMO    <br> 0 $0:$ $2^{2 /} / \mathrm{FCH}_{C H}$  <br> 0 $1:$ $2^{12} / \mathrm{F}_{\text {CH }}$  <br> 1 $0:$ $2^{16 /} \mathrm{F}_{\text {CH }}$  <br> 1 $1:$ $2^{18 /} / \mathrm{FCH}_{\text {CH }}$  | Fixed to oscillation stabilization time of $2^{16 /} / \mathrm{Fch}$ |
| 6 | Main clock oscillation type Crystal or ceramic resonator CR | Selectable | Fixed to crystal or ceramic only | Fixed to crystal or ceramic |
| 7 | Reset pin output <br> With reset output Without reset output | Selectable | Selectable | Fixed to with reset output |
| 8 | Clock mode selection Dual-clock mode Single-clock mode | Selectable | Selectable | Fixed to dual-clock mode |
| 9 | Segment output selection <br> 36: No ports selection <br> 32: Selection of P57 to P54 <br> 28: Selection of P57 to P50 <br> 24: Selection of P57 to P50, and P47 to P44. <br> 20: Selection of P57 to P50, and P47 to P40. | Selectable Selection of the number of segments. | -101/201: 36 segments <br> -102/202: 32 segments <br> -103/203: 28 segments <br> -104/204: 24 segments <br> -105/205: 20 segments | -101: 36 segments <br> -102: 32 segments <br> -103: 28 segments <br> -104: 24 segments <br> -105: 20 segments |
| 10 | Selection of a built-in booster | Without booster: MB89151/2/3/4/5 With booster: MB89151A/2A/3A/4A/5A | Without booster: -101 to 105 With booster: -201 to 205 | Fixed to without booster <br> (-100 to 105 only) |

## MB89150/150A Series

- Versions

| Version |  |  | Features |  |
| ---: | ---: | ---: | :---: | :---: |
| Mass production <br> product | One-time PROM <br> product | Piggyback/evaluation <br> product | Number of <br> segment pins | Booster |
| MB8915151A | MB89P155-201 |  | 36 |  |
| 152A | -202 | - | 32 | Yes |
| 153A | -203 | - | 28 |  |
| 154A | -204 |  | 24 |  |
| 155A | -205 |  | 20 |  |
| MB8915151 | MB89P155-101 | MB89PV150-101 | 36 | No |
| 152 | -102 | -102 | 32 |  |
| 153 | -103 | -103 | 28 |  |
| 154 | -104 | -104 | 24 |  |
| 155 | -105 | -105 | 20 |  |

## ORDERING INFORMATION

| Part number | Package | Remarks |
| :--- | :---: | :--- |
| MB89151PF |  |  |
| MB89152PF |  |  |
| MB8153PF |  |  |
| MB89154PF |  |  |
| MB89155PF |  |  |
| MB89P155PF-101 |  |  |
| MB89P155PF-102 |  |  |
| MB89P155PF-103 |  |  |
| MB89P155PF-104 |  |  |
| MB89P155PF-105 | 80-pin Plastic QFP |  |
| MB89151APF | (FPT-80P-M06) |  |
| MB89152APF |  |  |
| MB89153APF |  |  |
| MB89154APF |  |  |
| MB9155APF |  |  |
| MB89P155PF-201 |  |  |
| MB89P155PF-202 |  |  |
| MB89P155PF-203 |  |  |
| MB89P155PF-204 |  |  |
| MB89P155PF-205 |  |  |

(Continued)
(Continued)

| Part number | Package | Remarks |
| :---: | :---: | :---: |
| MB89151PFM <br> MB89152PFM <br> MB89153PFM <br> MB89154PFM <br> MB89155PFM <br> MB89P155PFM-101 <br> MB89P155PFM-102 <br> MB89P155PFM-103 <br> MB89P155PFM-104 <br> MB89P155PFM-105 |  | Without booster |
| MB89151APFM <br> MB89152APFM <br> MB89153APFM <br> MB89154APFM <br> MB89155APFM <br> MB89P155PFM-201 <br> MB89P155PFM-202 <br> MB89P155PFM-203 <br> MB89P155PFM-204 <br> MB89P155PFM-205 | (FPT-80P-M11) | With booster |
| MB89151PFV <br> MB89152PFV <br> MB89153PFV <br> MB89154PFV <br> MB89155PFV <br> MB89P155PFV-101 <br> MB89P155PFV-102 <br> MB89P155PFV-103 <br> MB89P155PFV-104 <br> MB89P155PFV-105 | 80-pin Plastic LQFP | Without booster |
| MB89151APFV <br> MB89152APFV <br> MB89153APFV <br> MB89154APFV <br> MB89155APFV <br> MB89P155PFV-201 <br> MB89P155PFV-202 <br> MB89P155PFV-203 <br> MB89P155PFV-204 <br> MB89P155PFV-205 |  | With booster |
| MB89PV150CF-101 <br> MB89PV150CF-102 <br> MB89PV150CF-103 <br> MB89PV150CF-104 <br> MB89PV150CF-105 | 80-pin Ceramic MQFP <br> (MQP-80C-P01) | Without booster |

## MB89150/150A Series

## PACKAGE DIMENSIONS

## 80-pin Plastic QFP <br> (FPT-80P-M06)


© 1994 FUITSU LIITED F8001OS-3C-2
Dimensions in mm (inches)

## 80-pin Plastic LQFP

(FPT-80P-M11)


## MB89150/150A Series

80-pin Plastic LQFP
(FPT-80P-M05)

(c) 1995 FUUTTSU LIMITED F80008S-2C-5

Dimensions in mm (inches)

80-pin Ceramic MQFP
(MQP-80C-P01)
(MQP-80C-P01)


## FUJITSU LIMITED

For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329
http://www.fujitsu.co.jp/

## North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
Fax: (408) 922-9179
Customer Response Center
Mon. - Fri.: 7 am-5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179
http://www.fujitsumicro.com/
Europe
FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122
http://www.fujitsu-ede.com/
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE LTD
\#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220
http://www.fmap.com.sg/

All Rights Reserved.
The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

