

# High Speed Precision Track and Hold

## **Features**

 Completely Self-Contained On-Chip Hold Capacitor Microprocessor Interface

• Fast Acquisition: 800ns to 0.01%

Low Aperture Jitter: 100ps

• 12-Bit Linearity

 Total Offset, Including Hold Pedestal: 1.8 mV

Low Droop Rate: 0.001uV/us

 Self-Calibration Insures Accuracy Over Time and Temperature

Low Power Dissipation: 130 mW

# **General Description**

The CS3112 is a high speed track and hold with 12-bit linearity. It is completely self-contained, including hold capacitor, output buffer, and calibration circuitry.


Aperture jitter of 100ps and acquisition time of 800ns to 0.01% provide excellent dynamic performance. An onchip hold capacitor limits droop to 0.001 uV/us, and first order leakage compensation minimizes droop over the full operating temperature range.

Advanced CMOS fabrication insures low power consumption and increased reliability.

The CS3112 can be controlled and monitored through its microprocessor interface, or can operate independently.

#### ORDERING INFORMATION:

Model	Acquisition Time	n Temp. Range	Package
CS3112-KD	1 1.0 µs	0 to 70 °C	14-pin CerDIP
CS3112-KD		0 to 70 °C	14-pin CerDIP
CS3112-BD		-40 to +85 °C	14-pin CerDIP
CS3112-TD		-55 to +125 °C	14-pin CerDIP





**ANALOG CHARACTERISTICS** ( $T_A = 25^{\circ}C$ ,  $V_{+} = +5.0V$ ,  $V_{-} = -5.0V$ ,  $R_L = 10K\Omega$ ,  $C_L = 50pF$ , Analog Source Impedance =  $40\Omega$ , unless otherwise specified)

Parameter*	CS3112-K min typ max	CS3112-B min typ max	CS3112-T min typ max	Units
Specified Temperature Range	0 to +70	-40 to +85	-55 to +125	°C
Accuracy			<u> </u>	
Total Offset (Note 1) 25°C T <sub>min</sub> to T <sub>m</sub>	-1.8 ± 3.0 ± 3.5	-1.8 ± 3.0 ± 3.5	-1.8 ± 3.0 ± 3.5	mV mV
Offset Drift (Note 2) T <sub>min</sub> to T <sub>n</sub>	± 0.020	<u>+</u> 0.025	<u>+</u> 0.030	mV/°C
Tracking Offset	<u>±</u> 55	<u>±</u> 55	<u>+</u> 55	mV
Nonlinearity 25°C (Note 3) T <sub>min</sub> to T <sub>r</sub>		± 0.7 ± 0.5	± 0.7 ± 0.5	mV mV
Gain Error T <sub>min</sub> to T <sub>n</sub>	ex ± 0.01	± 0.01	± 0.01	% FS
Dynamic Characteristics			· · · · · · · · · · · · · · · · · · ·	
Acquisition Time -1 (6V step to 0.01%) -2		0.8 1.0	0.8 1.0	us us
(6V step to 0.1%) -2		0.6	0.6	us us
Track to Hold Settling to 0.01%	0.5 0.8	0.5 0.8	0.5 0.8	us
Aperture Time	20	20	20	ns
Aperture Time Matching (Note 4	) 2	2	2	ns
Aperture Jitter	100	100	100	ps
Droop Rate 25% T <sub>min</sub> to T <sub>r</sub>	·   - · · ·	± 0.001 ± 0.1 ± 1.0	± 0.001 ± 0.1 ± 5.0	uV/us
Analog Input/Output				
Large Signal Bandwidth (6V p-p Input)	2.0	2.0	2.0	MHz
Small Signal Gain Bandwidth (60mV p-p Input)	2.5	2.5	2.5	MHz
Input Impedance (dc)	100	100	100	MΩ
Input Capacitance	5	5	5	pF
Input Bias Current	100	100	100	pА
Output Impedance at dc (Note	3) 0.1	0.1	0.1	Ω
Output Slew Rate	10	10	10	V/us
Noise (Note 5) Track Mod Hold Mode		50 33	50 33	uV <sub>rms</sub> uV <sub>rms</sub>
Power Supplies				
Supply Currents Positive Negative	13 20 -13 -20	13 20 -13 -20	13 20 -13 20	mA mA
Power Supply Rejection Ratio Positive (Note 6) Negative (Note 7)	75 60	75 60	75 60	dB dB

<sup>\*</sup>Refer to Error Definitions at the end of this data sheet.

Specifications are subject to change without notice.

4-12 DS28F1



# RECOMMENDED OPERATING CONDITIONS (AGND, DGND = 0V, see note 8).

Parameter	Symbol	Min	Тур	Max	Units
DC Power Supplies: Positive Negative	V+ V-	4.5 - 4.5	5.0 -5.0	5.5 -5.5	V V
Analog Input Voltage:	VIN	- 3.0	-	3.0	. V


**DIGITAL CHARACTERISTICS** ( $T_A = T_{min}$  to  $T_{max}$ ;  $V_{+} = 5V \pm 10\%$ ;  $V_{-} = -5V \pm 10\%$ ) All measurements below are performed under static conditions.

Parameter	Symbol	Min	Тур	Max	Units
High-Level Input Voltage	VIH	2.0	1.7	-	v
Low-Level Input Voltage	VIL	-	1.6	0.8	V
High-Level Output Voltage (Note 9)	Voн	(V+) - 1.0V	•	-	V
Low-Level Output Voltage, lout=1.6mA	V <sub>OL</sub>	-		0.4	
Input Leakage Current	l <sub>in</sub>	-	-	10	uA

# **SWITCHING CHARACTERISTICS** ( $T_A = T_{min}$ to $T_{max}$ ; $V_{+} = 5V \pm 10\%$ ; $V_{-} = -5V \pm 10\%$ )

Parameter	Symbol	Min	Тур	Max	Units
CAL to CS Setup Time	t <sub>su</sub>	20	5	-	ns
CS to CAL Hold Time	th	20	5	-	ns
CS Pulse Width	tpw	100	50		ns
CS Low and CAL High to CALD High	t <sub>cal</sub>	•	500	-	ms

- Notes: 1. Applies after calibration at any temperature within the specified temperature range.
  - 2. Applies over specified temperature range without recalibration since calibration at 25°C.
  - 3. Applies over the input voltage range of -3.0V to +3.0V.
  - 4. Part to part.
  - 5. Total noise from dc to 1MHz.
  - 6. With 300 mV<sub>p-p</sub>, 1kHz ripple applied to V+.
  - 7. With 300 mV<sub>p-p</sub>, 1 kHz ripple applied to V-.
  - 8. All voltages with respect to ground.
  - 9.  $l_{out} = -100 \mu A$ . This specification guarantees TTL compatability (VOH = +2.4V @  $l_{out} = -40 \mu A$ ).




DS28F1



# TYPICAL PERFORMANCE CHARACTERISTICS

(V+ = +5.0V, V- = -5.0V)



ABSOLUTE MAXIMUM RATINGS (AGND, DGND = 0V, All voltages with respect to ground).

Parameter .	Symbol	Min	Max	Units
DC Power Supplies: Positive	V+	-0.3	6.0	٧
Negative	V-	0.3	-6.0	٧
Input Current, Any Pin Except Supplies (Note 10)	I <sub>IN</sub>	-	<u>+</u> 10	mA
Analog Input Voltage	VINA	V 0.3	V+ + 0.3	٧
Digital Input Voltage	V <sub>IND</sub>	-0.3	V+ + 0.3	٧
Ambient Operating Temperature	T <sub>A</sub>	-55	125	°C
Storage Temperature	T <sub>STG</sub>	-65	150	°C

WARNING: Operation at or beyond these limits may result in permanent damage to the device.

Normal operation is not guaranteed at these extremes.

Note: 10. Transient currents of up to 100mA will not cause SCR latch-up. Maximum power supply pin current is ±100 mA.

DS28F1



#### GENERAL DESCRIPTION

The CS3112 consists of a complete track-and-hold amplifier with on-chip hold capacitor, an output buffer, and calibration circuitry. Use of an on-chip buffer isolates the track-and-hold amplifier from load conditions for optimal performance, and the calibration circuitry nulls out error sources. The CS3112 requires no external components or manual trims of any kind to achieve 12-bit performance.

The CS3112 can be controlled through its onboard microprocessor interface, or can be operated independently. Unique auto-calibration circuitry nulls any dynamic or dc error introduced between the analog input pin and the buffer's output.

#### Calibration

In the calibration mode, an internal microcontroller and special nulling circuitry reduce all errors at the VOUT pin. The controller disconnects the input signal and switches a known reference voltage (AGND) to the input of the trackand-hold amplifier. This voltage is captured on the internal hold capacitor, and a DAC is adjusted to remove any error. Thus, all internal errors, including dc offset and dynamic errors due to charge injection (hold pedestal), are trimmed. During tracking, there may be up to ±55mV of offset.

Address
Bus

AN
Addr
Dec
AO

CS
CAL
Reset
CS3112

Figure 1a. CPU-Control

At power-up, the user must calibrate the device. Calibration is achieved by bringing the CAL input high with  $\overline{CS}$  low. (In the stand-alone mode,  $\overline{CS}$  is grounded, so only the CAL pin needs to be pulsed.) Calibration can be similarly initiated during operation at any time, thus insuring accuracy under any conditions.

During the calibration cycle (which takes about 500ms to complete) the CALD pin remains low. During this period, any load on VOUT must remain constant; otherwise, errors could be introduced which might affect accuracy. If a new calibration is initiated before the current calibration is finished, the CS3112 will complete the current calibration before initiating the new one. CALD will go high when calibration is finished.

### Digital Interface

The CS3112 includes a digital interface designed for maximum flexibility. In a microprocessor-controlled application, the  $\overline{CS}$  control input is usually derived from a decoded address as well as write and strobe signals from the control bus (see Figure 1a). Calibration initiation thereby involves writing to the CS3112's address using a data bit to control CAL. For microprocessor-independent operation,  $\overline{CS}$  is tied low and the digital inputs are controlled by externally-latched signals (see Figure 1b).




Figure 1b. Independent Control



The CS3112's CALD output can be used to generate an interrupt indicating that calibration has been completed. Alternatively, calibration status can be polled in software by connecting CALD to the data bus via a three-state buffer.

#### Reset

The CS3112 must be reset after power up to ensure correct operation. The CS3112 is reset when the RESET pin is high for at least 1µs. An RC network attached to the RESET pin will reset the part (See Figure 1b).


### **Power Supplies and Input Connections**

The CS3112 uses the analog ground voltage (AGND1) only as a reference voltage. No signal or dc power currents flow through the AGND1 connection, and it is completely independent of DGND. Both the analog input and output are referenced to to the AGND1 pin internally, and

this pin needs to be at the same potential as the entire system's analog ground plane to minimize offset errors induced by noise between the AGND1 pin and the system analog ground.

Decoupling should be performed between the V+, V- pins and AGND1 using  $0.1\mu F$  ceramic capacitors. If significant low frequency noise is present on the supplies,  $10\mu F$  tantalum capacitors are recommended in parallel with the  $0.1\mu F$  capacitors. The decoupling capacitors should be placed as close to the CS3112's power supply pins as possible.

The signal source impedances which drive the input of the CS3112 should be minimized as much as possible. Low source impedance reduces the sensitivity of the input pin to picking up capacitively-coupled energy from logic level transitions, such as HOLD going low.




Simple Test Connections - Independent Operation

DS28F1



## PIN DESCRIPTION



### Analog Input and Output

### VIN - Analog Input, PIN 3

Analog input to the track-and-hold amplifier.

# **VOUT - Analog Output, PIN 13**

Buffered output from the track-and-hold.

### **Power Supplies**

## V+ - Positive Power, PIN 7

Most positive supply voltage. Nominally +5 volts.

### V- - Negative Power, PIN 4

Most negative supply voltage. Nominally -5 volts.

# **DGND - Digital Ground, PIN 8**

Digital ground.

# AGND1, AGND2 - Analog Ground, PIN 12, PIN 1

Analog ground reference.

# Digital Inputs and Outputs

## HOLD - Hold, PIN 14

A falling transition on this pin switches the track-and-hold amplifier to the hold mode. When brought high, the track-and-hold is switched to the track mode, and acquires and then tracks the input signal.

#### CAL - Calibrate, PIN 10

When taken high with  $\overline{\text{CS}}$  low, initiates a full internal calibration.



### CALD - Calibration Done, PIN 5

Indicates calibration status. If CALD is high the device has finished calibration. If CALD is low, the device is calibrating.

### CS - Chip Select, PIN 9

Enables the CAL digital inputs.

### **RESET - Reset, PIN 6**

The CS3112 must be reset after power up to ensure correct operation. Reset occurs when RESET is high.

#### NC - No Connect, PINS 2,11

No connection should be made to these pins.

#### **ERROR DEFINITIONS**

#### Total Offset

The difference between the analog input voltage and the voltage at the output pin after thehold command has been issued and all transients have settled. Applies only in the hold mode, not while tracking the analog inputs. Includes all internal offsets, including those due to charge injection (hold pedestals). Units in millivolts.

### Nonlinearity

The deviation from a straight line on the plot of output vs input. Nonlinearity is specified as the change in *Total Offset* over the signal range of -3V to +3V. Units in millivolts.

#### Gain Error

Calculated as the difference between the errors resulting from a -3V and a +3V dc input signal, relative to a 6V input range. Units in percent of full scale.

### **Acquisition Time**

The time required after the negation of the hold command ( $\overline{HOLD}$  high) for the track-and-hold amplifier to reach its final value to within a specified error band ( $\pm 0.01\%$  or  $\pm 0.1\%$ ). This determines the minimum time allowed before reassertion of the hold command. Units in microseconds.

### Track-to-Hold Settling

The time required after the hold command is given for the output buffer amplifier to reach its final value to within a specified error band (±0.01%). Includes switch delay (aperture) time. Units in microseconds.

### **Aperture Time**

The delay after the hold command for the sampling switch to open fully. Effectively a sampling delay which can be nulled by advancing the sampling signal. Units in nanoseconds.

4-18 DS28F1



### **Aperture Jitter**

The range of variation in the aperture time. Effectively the "sampling window" which ultimately dictates the maximum input signal slew rate acceptable for a given accuracy. Units in picoseconds.

## **Droop Rate**

The change in the output voltage over time while in the hold mode. Units in microvolts per microsecond.

# Large Signal Bandwidth

The frequency at which the output amplitude is 3dB below the input amplitude while tracking a full scale 6V p-p sine wave. Units in megahertz.

### Small Signal Gain Bandwidth

The frequency at which the output amplitude is 3dB below the input amplitude while tracking a 60mV p-p sine wave. Units in megahertz.