This X84160/640/128 device has been acquired by IC MICROSYSTEMS from Xicor, Inc.



16K/64K/128K

X84160/640/128

MPS[™] EEPROM

Advanced MPS[™] Micro Port Saver EEPROM with Block Lock[™] Protection

FEATURES

•Up to 15MHz data transfer rate •20ns Read Access Time

•Direct Interface to Microprocessors and Microcontrollers

—Eliminates I/O port requirements

-No interface glue logic required

—Eliminates need for parallel to serial converters •Low Power CMOS

—Standby Current Less than $1\mu A$

—Active Current Less than 1mA •Byte or Page Write Capable —32-Byte Page Write Mode

•New Programmable Block Lock™ Protection —Software Write Protection

-Programmable Hardware Write Protection

•Block Lock (0, 1/4, 1/2, or all of the array) •Typical Nonvolatile Write Cycle Time: 3ms •High Reliability

-100,000 Endurance Cycles

-Guaranteed Data Retention: 100 Years •Small Package Options

-8-Lead Mini-DIP Package

-8, 14-Lead SOIC Packages

- -8, 20, 28-Lead TSSOP Packages
- -8-Lead XBGA Packages

DESCRIPTION

The μ Port Saver memories need no serial ports or special hardware and connect to the processor memory bus. Replacing bytewide data memory, the μ Port Saver uses

BLOCK DIAGRAM

bytewide memory control functions, takes a fraction of the board space and consumes much less power. Replacing serial memories, the μ Port Saver provides all the serial benefits, such as low cost, low power, low voltage, and small package size while releasing I/Os for more important uses.

The μ Port Saver memory outputs data within 20ns of an active read signal. This is less than the read access time of most hosts and provides "no-wait-state" operation. This prevents bottlenecks on the bus. With rates to

15MHz, the μ Port Saver supplies data faster than required by most host read cycle specifications. This eliminates the need for software NOPs.


The $\mu Port$ Saver memories communicate over one line of the data bus using a sequence of standard bus read and

write operations. This "bit serial" interface allows the $\mu Port$ Saver to work well in 8-bit, 16 bit, 32-bit, and 64-bit systems.


The X84160/640/128 provide additional data security features through Block Lock and programmable Hardware Write Protection. These allow some or all of the array to be write protected by software command or by hardware. System Configuration, Company ID, calibration information or other critical data can be secured against unexpected or inadvertent program operations, leaving the remainder of the memory available for the system or user access

A Write Protect $(\overline{\text{WP}})$ pin prevents inadvertent writes to the memory.

Xicor EEPROMs are designed and tested for applications requiring extended endurance. Inherent data retention is greater than 100 years.



PIN CONFIGURATIONS: Drawings are to the same scale, actual package sizes are shown in inches:



PIN DESCRIPTIONS

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/ write operations. When \overline{CE} is HIGH, the chip is deselected, the I/O pin is in the high impedance state, and unless a nonvolatile write operation is underway, the device is in the standby power mode.

Output Enable (OE)

The Output Enable input must be LOW to enable the output buffer and to read data from the device on the I/O line.

Write Enable (WE)

The Write Enable input must be LOW to write either data or command sequences to the device.

Data In/Data Out (I/O)

Data and command sequences are serially written to or serially read from the device through the I/O pin.

Write Protect (WP)

The Write Protect input controls the Hardware Write Protect feature. When \overline{WP} is LOW and the nonvoltaile bit WPEN is "1", nonvolatile writes of the X84160/640/128 control register is disabled, but the part otherwise functions normally. When \overline{WP} is held HIGH, all functions, including nonvolatile write operate normally. \overline{WP} going LOW while \overline{CS} is still LOW will interrupt a write to the X84160/640/128 control register. If the internal Write cycle has already been initiated, \overline{WP} going LOW will have no effect on write.

The \overline{WP} pin function is blocked when the WPEN bit in the control register is "0". This allows the user to install the X84160/640/128 in a system with \overline{WP} pin grounded and still be able to write to the control register. The \overline{WP} pin functions will be enabled when the WPEN bit is set "1".

DEVICE OPERATION

The X84160/640/128 are serial EEPROMs designed to interface directly with most microprocessor buses. Standard \overline{CE} , \overline{OE} , and \overline{WE} signals control the read and write operations, and a single I/O line is used to send and receive data and commands serially.

Data Timing

Data input on the I/O line is latched on the rising edge of either \overline{WE} or \overline{CE} , whichever occurs first. Data output on the I/O line is active whenever both \overline{OE} and \overline{CE} are LOW. Care should be taken to ensure that \overline{WE} and \overline{OE} are never both LOW while \overline{CE} is LOW.

Read Sequence

A read sequence consists of sending a 16-bit address followed by the reading of data serially. The address is written by issuing 16 separate write cycles (\overline{WE} and \overline{CE} LOW, \overline{OE} HIGH) to the part without a read cycle between the write cycles. The address is sent serially, most significant bit first, over the I/O line. Note that this sequence is fully static, with no special timing restrictions, and the processor is free to perform other tasks on the bus whenever the device \overline{CE} pin is HIGH. Once the 16 address bits are sent, a byte of data can be read on the I/O line by issuing 8 separate read cycles (\overline{OE} and \overline{CE} LOW, \overline{WE} HIGH). At this point, writing a '1' will terminate the read sequence and enter the low power standby state, otherwise the device will await further reads in the sequential read mode.

Sequential Read

The byte address is automatically incremented to the next higher address after each byte of data is read. The data stored in the memory at the next address can be read sequentially by continuing to issue read cycles. When the highest address in the array is reached, the address counter rolls over to address 0000h and reading may be continued indefinitely.

Reset Sequence

The reset sequence resets the device and sets an internal write enable latch. A reset sequence can be sent at any time by performing a read/write "0"/read operation (see Figs. 1 and 2). This breaks the multiple read or write cycle sequences that are normally used to read from or write to the part. The reset sequence can be used at any time to interrupt or end a sequential read or page load. As soon as the write "0" cycle is complete, the part is reset (unless a nonvolatile write cycle is in progress). The second read cycle in this sequence, and any further read cycles, will read a HIGH on the I/O pin until a valid read sequence (which includes the address) is issued. The reset sequence must be issued at the beginning of both read and write sequences to be sure the device initiates these operations properly.

Figure 1. Read Sequence





Figure 2: Write Sequence



Write Sequence

A nonvolatile write sequence consists of sending a reset sequence, a 16-bit address, up to 32 bytes of data, and then a special "start nonvolatile write cycle" command sequence.

The reset sequence is issued first (as described in the Reset Sequence section) to set an internal write enable latch. The address is written serially by issuing 16 separate write cycles (\overline{WE} and \overline{CE} LOW, \overline{OE} HIGH) to the part without any read cycles between the writes. The address is sent serially, most significant bit first, on the I/O pin. Up to 32 bytes of data are written by issuing a multiple of 8 write cycles. Again, no read cycles are allowed between writes.

The nonvolatile write cycle is initiated by issuing a special read/write "1"/read sequence. The first read cycle ends the page load, then the write "1" followed by a read starts the nonvolatile write cycle. The device recognizes 32-byte pages (e.g., beginning at addresses XXXXXX00000 for X84160).

When sending data to the part, attempts to exceed the upper address of the page will result in the address counter "wrapping-around" to the first address on the

page, where data loading can continue. For this reason, sending more than 256 consecutive data bits will result in overwriting previous data.

A nonvolatile write cycle will not start if a partial or incomplete write sequence is issued. The internal write enable latch is reset when the nonvolatile write cycle is completed and after an invalid write to prevent inadvertent writes. Note that this sequence is fully static, with no special timing restrictions. The processor is free to perform other tasks on the bus whenever the chip enable pin (\overline{CE}) is HIGH.

Nonvolatile Write Status

The status of a nonvolatile write cycle can be determined at any time by simply reading the state of the I/O pin on the device. This pin is read when \overline{OE} and \overline{CE} are LOW and \overline{WE} is HIGH. During a nonvolatile write cycle the I/O pin is LOW. When the nonvolatile write cycle is complete, the I/O pin goes HIGH. A reset sequence can also be issued during a nonvolatile write cycle with the same result: I/O is LOW as long as a nonvolatile write cycle is in progress, and I/O is HIGH when the nonvolatile write cycle is done.

CONTROL REGISTER

The X84160/640/128 has one register that contains control bits for the devices. The control bits, WPEN, BP1, and BP0, are shown in Table 1. To read or change the contents of this register requires a one byte operation to address FFFFh.

A read from FFFFh returns the one byte contents of the control register unused bits return 0. Continued reads return undefined data. A write to address FFFFh changes the value of the bits. Unused bits are written as "0". Writing more than one byte to the control register is a violation and the operation will be aborted. After sending one byte to the control register, a start nonvolatile write cycle will latch in the new state.

Table 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|-----|-----|---|---|
| WPEN | 0 | 0 | 0 | BP1 | BP0 | 0 | 0 |

WPEN: Write Protect Enable Bit

The Write-Protect-Enable (WPEN) bit is an enable bit for the $\overline{\text{WP}}$ pin.

Table 2

| WPEN | WP | Protected Blocks | Unprotected Blocks | Status Register |
|------|------|---------------------|-----------------------|--------------------|
| 0 | Х | Protected | Writable | Writable |
| 1 | LOW | Protected | Writable | Protected |
| Х | HIGH | Protected | Writable | Writable |

The Write Protect (\overline{WP}) pin and the nonvolatile Write Protect Enable (WPEN) bit in the Status Register control the programmable hardware write protect feature. Hardware write protection is enabled when \overline{WP} pin is LOW, and the WPEN bit is "1". Hardware write protection is disabled when either the \overline{WP} pin is HIGH or the WPEN bit is "0". When the chip is hardware write protected, nonvolatile write is disabled to the Control Register, including the Block Protect bits and the WPEN bit itself, as well as the block-protected sections in the memory array. Only the sections of the memory array that are not block-protected can be written.

Note: When the \overline{WP} pin is tied to V_{SS} and the WPEN bit is HIGH, the WPEN bit is write protected. It cannot be changed back to a "0", as long as the \overline{WP} pin is held LOW.

BP1, BP0: Block Protect Bits

The Block Protect (BP0 and BP1) bits are nonvolatile and allow the user to select one of four levels of protection. The X84160/640/128 is divided into four segments. One, two, or all four of the segments may be protected. That is, the user may read the segments but will be unable to alter (write) data within the selected segments. The partitioning is controlled as illustrated in table 3 below.

Table 3. Block Lock Protection

| Control Register Bits | | Array Address Protected | | | | |
|-----------------------|-----|-------------------------|-------------|-------------|--|--|
| BP1 | BP0 | X84160 | X84640 | X84128 | Array | |
| 0 | 0 | None | None | None | | |
| 0 | 1 | 0600h-07FFh | 1800h-1FFFh | 3000h–3FFFh | upper 1/4 | |
| 1 | 0 | 0400h–07FFh | 1000h-1FFFh | 2000h–3FFFh | upper 1/2 | |
| | | | | | Full Array | |
| 1 | 1 | 0000–07FFh | 0000–1FFFh | 0000h–3FFFh | (Not including the control register.) | |

Low Power Operation

The device enters an idle state, which draws minimal current when:

- —an illegal sequence is entered. The following are the more common illegal sequences:
 - Read/Write/Write—any time
 - Read/Write '1'—When writing the address or writing data.
 - Write '1'-when reading data
 - Read/Read/Write '1'—after data is written to device, but before entering the NV write sequence.
- -the device powers-up;
- -a nonvolatile write operation completes.

While a sequential read is in progress, the device remains in an active state. This state draws more current than the idle state, but not as much as during a read itself. To go back to the lowest power condition, an invalid condition is created by writing a '1' after the last bit of a read operation.


Write Protection

The following circuitry has been included to prevent inadvertent nonvolatile writes:

-The internal Write Enable latch is reset upon power-up.

- —A reset sequence must be issued to set the internal write enable latch before starting a write sequence.
- —A special "start nonvolatile write" command sequence is required to start a nonvolatile write cycle.
- —The internal Write Enable latch is reset automatically at the end of a nonvolatile write cycle.
- —The internal Write Enable latch is reset and remains reset as long as the \overline{WP} pin is LOW, which blocks all nonvolatile write cycles.
- -The internal Write Enable latch resets on an invalid write operation.

SYMBOL TABLE



ABSOLUTE MAXIMUM RATINGS*

| Temperature under Bias–65°C to +135°C |
|--|
| Storage Temperature65°C to +150°C |
| Terminal Voltage with |
| Respect to V _{SS} 1V to +7V |
| DC Output Current |
| Lead Temperature (Soldering, 10 seconds) |

RECOMMENDED OPERATING CONDITIONS

| Temperature | Min. | Max. |
|-------------|-------|--------|
| Commercial | 0°C | +70°C |
| Industrial | -40°C | +85°C |
| Military† | −55°C | +125°C |

Notes: [†] Contact factory for Military availability

D.C. OPERATING CHARACTERISTICS (V_{CC} = 5V \pm 10%)

(Over the recommended operating conditions, unless otherwise specified.)

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Supply Voltage | Limits |
|----------------------|--------------|
| X84160/640/128 | 4.5V to 5.5V |
| X84160/640/128 – 2.5 | 2.5V to 5.5V |
| X84160/640/128 – 1.8 | 1.8V to 3.6V |

| | | Lin | nits | | |
|--------------------------------|--|-----------------------|-----------------------|-------|--|
| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| I _{CC1} | V _{CC} Supply Current (Read) | | 1 | mA | $\label{eq:def_eq_constraint} \begin{array}{ c c c c c } \hline \overline{OE} = V_{IL}, \ \overline{WE} = V_{IH}, \ I/O = Open, \\ \hline \overline{CE} \ clocking = V_{CC} \ x \ 0.1/V_{CC} \ x \ 0.9 \\ \hline @ \ 10 \ MHz \end{array}$ |
| I _{CC2} | V _{CC} Supply Current (Write) | | 2 | mA | I _{CC} During Nonvolatile Write Cycle All Inputs at CMOS Levels |
| I _{SB1} | V _{CC} Standby Current | | 1 | μA | $\overline{CE} = V_{CC}$, Other Inputs = V_{CC} or V_{SS} |
| ILI | Input Leakage Current | | 10 | μA | $V_{IN} = V_{SS}$ to V_{CC} |
| I _{LO} | Output Leakage Current | | 10 | μA | $V_{OUT} = V_{SS}$ to V_{CC} |
| V _{IL} ⁽¹⁾ | Input LOW Voltage | -0.5 | V _{CC} x 0.3 | V | |
| $V_{IH}\ ^{(1)}$ | Input HIGH Voltage | V _{CC} x 0.7 | V _{CC} + 0.5 | V | |
| V _{OL} | Output LOW Voltage | | 0.4 | V | I _{OL} = 2.1mA |
| V _{OH} | Output HIGH Voltage | V _{CC} – 0.8 | | V | I _{OH} = -1mA |

Notes: (1) V_{IL} Min. and V_{IH} Max. are for reference only and are not tested.

D.C. OPERATING CHARACTERISTICS (V_{CC} = 2.5V to 5.5V) (Over the recommended operating conditions, unless otherwise specified.)

| Symbol | Parameter | Lin | nits | Units | Test Conditions | |
|--------------------------------|--|-----------------------|-----------------------|-------|---|--|
| Symbol | Faldilletei | Min. | Max. | Units | Test conditions | |
| I _{CC1} | V _{CC} Supply Current (Read) | | 300 | μA | $\label{eq:def_eq_alpha} \begin{split} \overline{\text{OE}} &= \text{V}_{\text{IL}}, \ \overline{\text{WE}} = \text{V}_{\text{IH}}, \ \text{I/O} = \text{Open}, \\ \overline{\text{CE}} \ \text{clocking} = \text{V}_{\text{CC}} \ \text{x} \ 0.1/\text{V}_{\text{CC}} \ \text{x} \ 0.9 \ @ \\ \text{V}_{\text{CC}} &= 2.5, \ 5 \ \text{MHz} \end{split}$ | |
| I _{CC2} | V _{CC} Supply Current (Write) | | 2 | mA | I _{CC} During Nonvolatile Write Cycle All Inputs at CMOS Levels | |
| I _{SB1} | V _{CC} Standby Current | | 1 | μA | $\overline{CE} = V_{CC}$, Other Inputs = V_{CC} or V_{SS} | |
| ILI | Input Leakage Current | | 10 | μA | $V_{IN} = V_{SS}$ to V_{CC} | |
| I _{LO} | Output Leakage Current | | 10 | μA | $V_{OUT} = V_{SS}$ to V_{CC} | |
| V _{IL} ⁽¹⁾ | Input LOW Voltage | -0.5 | V _{CC} x 0.3 | V | | |
| V _{IH} ⁽¹⁾ | Input HIGH Voltage | V _{CC} x 0.7 | V _{CC} + 0.5 | V | | |
| V _{OL} | Output LOW Voltage | | 0.4 | V | $I_{OL} = 1$ mA, $V_{CC} = 3V$ | |
| V _{OH} | Output HIGH Voltage | $V_{CC} - 0.4$ | | V | $I_{OH} = -400 \mu A, V_{CC} = 3V$ | |

D.C. OPERATING CHARACTERISTICS (V_{CC} = 1.8V to 3.6V) (Over the recommended operating conditions, unless otherwise specified.)

| Symbol | Parameter | Lin | nits | Units | Test Conditions | |
|--------------------------------|--|-----------------------|-----------------------|-------|---|--|
| Symbol | Falailletei | Min. | Max. | Units | | |
| I _{CC1} | V _{CC} Supply Current (Read) | | 200 | μA | $\label{eq:def_eq_def_eq_def_eq} \begin{split} \overline{\text{OE}} &= \text{V}_{\text{IL}}, \ \overline{\text{WE}} = \text{V}_{\text{IH}}, \ \text{I/O} = \text{Open}, \\ \overline{\text{CE}} \ \text{clocking} = \text{V}_{\text{CC}} \ \text{x} \ 0.1/\text{V}_{\text{CC}} \ \text{x} \ 0.9 \ @ \\ \text{V}_{\text{CC}} &= 1.8\text{V}, \ 4 \ \text{MHz} \end{split}$ | |
| I _{CC2} | V _{CC} Supply Current (Write) | | 1 | mA | I _{CC} During Nonvolatile Write Cycle All Inputs at CMOS Levels | |
| I _{SB1} | V _{CC} Standby Current | | 1 | μA | $\overline{CE} = V_{CC}$, Other Inputs = V_{CC} or V_{SS} | |
| ILI | Input Leakage Current | | 10 | μA | $V_{IN} = V_{SS}$ to V_{CC} | |
| I _{LO} | Output Leakage Current | | 10 | μA | $V_{OUT} = V_{SS}$ to V_{CC} | |
| V _{IL} ⁽¹⁾ | Input LOW Voltage | -0.5 | V _{CC} x 0.3 | V | | |
| V _{IH} ⁽¹⁾ | Input HIGH Voltage | V _{CC} x 0.7 | V _{CC} + 0.5 | V | | |
| V _{OL} | Output LOW Voltage | | 0.4 | V | I _{OL} = 0.5mA, V _{CC} = 2V | |
| V _{OH} | Output HIGH Voltage | V _{CC} -0.2 | | V | $I_{OH} = -250 \mu A, V_{CC} = 2V$ | |

Notes: (1) V_{IL} Min. and V_{IH} Max. are for reference only and are not tested.

$T_A = +25^{\circ}C$, f = 1MHz, $V_{CC} = 5V$ CAPACITANCE

| Symbol | Parameter | Max. | Units | Test Conditions |
|---|--------------------------|------|-------|-----------------|
| C _{I/O} ⁽²⁾ | Input/Output Capacitance | 8 | pF | $V_{I/O} = 0V$ |
| C _{IN} ⁽²⁾ | Input Capacitance | 6 | pF | $V_{IN} = 0V$ |
| Notes: (2) Periodically sampled, but not 100% tested. | | | | |
| POWER-UP TIMING | | | | |

POWER-UP TIMING


| Symbol | Parameter | Max. | Units |
|---------------------------------|-----------------------------|------|-------|
| t _{PUR} ⁽³⁾ | Power-up to Read Operation | 2 | ms |
| t _{PUW} ⁽³⁾ | Power-up to Write Operation | 5 | ms |

Notes: (3) Time delays required from the time the V_{CC} is stable until the specific operation can be initiated. Periodically sampled, but not 100% tested.

A.C. CONDITIONS OF TEST

| Input Pulse Levels | V _{CC} x 0.1 to V _{CC} x 0.9 |
|--------------------------------|--|
| Input Rise and Fall Times | 5ns |
| Input and Output Timing Levels | V _{CC} x 0.5 |

EQUIVALENT A.C. LOAD CIRCUITS




A.C. CHARACTERISTICS

(Over the recommended operating conditions, unless otherwise specified.)

Read Cycle Limits - X84160/640/128

| | | $V_{CC} = 4.5V - 5.5V$ | | $V_{CC} = 2.5V - 5.5V$ | | $V_{\rm CC} = 1.8V - 3.6V$ | | |
|---------------------------------|--|------------------------|-----|------------------------|------|----------------------------|------|-------|
| Symbol | Parameter | Min. | Max | Min. | Max. | Min. | Max. | Units |
| t _{RC} | Read Cycle Time | 70 | | 125 | | 250 | | ns |
| t _{CE} | CE Access Time | | 20 | | 25 | | 70 | ns |
| t _{OE} | OE Access Time | | 20 | | 25 | | 70 | ns |
| t _{OEL} | OE Pulse Width | 20 | | 35 | | 70 | | ns |
| t _{OEH} | OE High Recovery Time | 50 | | 90 | | 180 | | ns |
| t _{LOW} | CE LOW Time | 20 | | 35 | | 70 | | ns |
| t _{HIGH} | CE HIGH Time | 50 | | 90 | | 180 | | ns |
| t _{LZ} ⁽⁴⁾ | CE LOW to Output In Low Z | 0 | | 0 | | 0 | | ns |
| t _{HZ} ⁽⁴⁾ | CE HIGH to Output In High Z | 0 | 15 | 0 | 25 | 0 | 30 | ns |
| t _{OLZ} ⁽⁴⁾ | OE LOW to Output In Low Z | 0 | | 0 | | 0 | | ns |
| t _{OHZ} ⁽⁴⁾ | OE HIGH to Output In High Z | 0 | 15 | 0 | 25 | 0 | 30 | ns |
| t _{OH} | Output Hold from \overline{CE} or \overline{OE} HIGH | 0 | | 0 | | 0 | | ns |
| t _{WES} | WE HIGH Setup Time | 25 | | 25 | | 25 | | ns |
| t _{WEH} | WE HIGH Hold Time | 25 | | 25 | | 25 | | ns |

Notes: (4) Periodically sampled, but not 100% tested. t_{HZ} and t_{OHZ} are measured from the point where CE or OE goes HIGH (whichever occurs first) to the time when I/O is no longer being driven into a 5pF load.



| | | $V_{CC} = 4.5V - 5.5V$ | | $V_{CC} = 2.5V - 5.5V$ | | $V_{\rm CC} = 1.8V - 3.6V$ | | |
|----------------------------------|------------------------------|------------------------|------|------------------------|------|----------------------------|------|-------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| t _{NVWC} ⁽⁵⁾ | Nonvolatile Write Cycle Time | | 5 | | 5 | | 5 | ms |
| t _{WC} | Write Cycle Time | 70 | | 125 | | 250 | | ns |
| t _{WP} | WE Pulse Width | 20 | | 35 | | 50 | | ns |
| t _{WPH} | WE HIGH Recovery Time | 50 | | 90 | | 180 | | ns |
| t _{CS} | Write Setup Time | 0 | | 0 | | 0 | | ns |
| t _{CH} | Write Hold Time | 0 | | 0 | | 0 | | ns |
| t _{CP} | CE Pulse Width | 20 | | 35 | | 70 | | ns |
| t _{CPH} | CE HIGH Recovery Time | 50 | | 90 | | 180 | | ns |
| t _{OES} | OE HIGH Setup Time | 25 | | 25 | | 50 | | ns |
| t _{OEH} | OE HIGH Hold Time | 25 | | 25 | | 50 | | ns |
| t _{DS} ⁽⁶⁾ | Data Setup Time | 12 | | 20 | | 30 | | ns |
| t _{DH} ⁽⁶⁾ | Data Hold Time | 5 | | 5 | | 5 | | ns |
| t _{WPSU} ⁽⁷⁾ | WP HIGH Setup | 100 | | 100 | | 150 | | ns |
| t _{WPHD} ⁽⁷⁾ | WP HIGH Hold | 100 | | 100 | | 150 | | ns |


Write Cycle Limits – X84160/640/128

Notes: (5) t_{NVWC} is the time from the falling edge of OE or CE (whichever occurs last) of the second read cycle in the "start nonvolatile write cycle" sequence until the self-timed, internal nonvolatile write cycle is completed.


(6) Data is latched into the X84160/640/128 on the rising edge of CE or WE, whichever occurs first.


(7) Periodically sampled, but not 100% tested.

CE Controlled Write Cycle




WE Controlled Write Cycle






8-LEAD XBGA TYPE




8-LEAD XBGA TYPE



8-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P


2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH



8-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S




PACKAGING INFORMATION



14-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)


PACKAGING INFORMATION



8-LEAD PLASTIC, TSSOP, PACKAGE TYPE V

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)


PACKAGING INFORMATION



20-LEAD PLASTIC, TSSOP PACKAGE TYPE V

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)


PACKAGING INFORMATION



28-LEAD PLASTIC, TSSOP PACKAGE TYPE V

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

ORDERING INFORMATION



***PART MARK CONVENTION**

8-Lead TSSOP

EYWW 8160XXG G = RoHS compliant lead free

| 8-Lead XBGA PACKAGE Complete Part Number | <u>Top Mark</u> | | | |
|---|-----------------|--|--|--|
| X84640ZE-2.5 | XAP | | | |
| X84640ZI-2.5 | XAR | | | |
| X84128ZE-2.5 | XAN | | | |
| X84128 ZI-2.5 | XAO | | | |

8-Lead SOIC/PDIP

 X84160G
 Blank = 8-Lead SOIC

 Y
 P = 8-Lead PDIP

 G = RoHS compliant lead free

 AG = 1.8 to 3.6V, 0 to +70 °C

 AH = 1.8 to 3.6V, -40 to +85 °C

 F = 2.5 to 5.5V, 0 to +70 °C

 G = 2.5 to 5.5V, -40 to +85 °C

G = 2.5 to 5.5V, -40 to +85 °C Blank = 4.5 to 5.5V, 0 to +70 °C I = 4.5 to 5.5V, -40 to +85 °C X84160

P = 8-Lead PDIP S8 = 8-Lead SOIC V8 = 8-Lead TSSOP

X84640

P = 8-Lead PDIP S8 = 8-Lead SOIC V20 = 20-Lead TSSOP Z = 8-Lead XBGA

X84128

P = 8-Lead PDIP S14 = 14-Lead SOIC V28 = 28-Lead TSSOP Z = 8-Lead XBGA

*All parts and package types not included will receive standard marking.

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829, 482; 4,874, 967; 4,883, 976. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurence. Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.