
HN62V454 Series

262144-word $\times$ 16-bit/524288-word $\times$ 8-bit CMOS Mask
Programmable ROM

HITACHI

ADE-203-615B (Z)

Rev. 2.0

Jun. 26, 1997

Description

The Hitachi HN62V454 series is a 4-Mbit CMOS mask programmable ROM organized either as 262144-word $\times$ 16-bit or as 524288-word $\times$ 8-bit. It has realized high speed normal access 200 ns on 3.0 V supply. It is the most suitable to the program and data memory for low voltage portable system. It has the package variations of standard 40-pin plastic DIP, standard 40-pin plastic SOP and standard 44-pin plastic TSOPII.

Features


- Single 3.0 V supply : 2.7 V to 3.6 V
- Access time: 200 ns (max)
- Power dissipation
 - Active: 72 mW (max)
 - Standby: 72 μ W (max)
- Byte-wide or word-wide data organization with byte/word selection (BHE)
- Three-state data output for wired or-tying
- Directly LVTTL compatible all inputs and outputs

Ordering Information

Type No.	Access time	Package
HN62V454P-20	200 ns	600-mil 40-pin plastic DIP (DP-40)
HN62V454FA-20	200 ns	525-mil 40-pin plastic SOP (FP-40D)
HN62V454TT-20	200 ns	400-mil 44-pin plastic TSOPII (TTP-44D)

HN62V454 Series

Pin Arrangement




Pin Description

Pin name	Function
A-1, A0 to A17	Address input
D0 to D15	Data output
$\overline{OE}$	Output enable
$\overline{CE}$	Chip enable
BHE	Byte/word selection
V_{DD}	Power supply
V_{SS}	Ground
NC	No connection

Block Diagram

Notes: 1. A-1 is least significant address.

2. When BHE is 'low', D14 to D8 goes the high impedance state, and D15 should be A-1.



Operation Table

Mode	$\overline{CE}$	$\overline{OE}$	BHE	D15/A-1	Data output		Address input	
					D0-D7	D8-D15	LSB	MSB
Standby	H	$\times^{*1}$	$\times$	$\times$	High-Z	High-Z	—	—
Output disable	L	H	$\times$	$\times$	High-Z	High-Z	—	—
Read (16-bit)	L	L	H	Dout	D0 to D7	D8 to D15	A0	A17
Read (8-bit)	L	L	L	L	D0 to D7	High-Z	A-1	A17
Read (8-bit)	L	L	L	H	D8 to D15	High-Z	A-1	A17

Note: 1. $\times$: Don't care.

HN62V454 Series

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage relative to V_{SS}	V_{DD}	-0.3 to +5.5	V
All input and output voltage relative to V_{SS}	V_{in} , V_{out}	-0.3 to $V_{DD} + 0.3$	V
Operating temperature range	T_{opr}	0 to +70	°C
Storage temperature range	T_{stg}	-55 to +125	°C
Temperature range under bias	T_{bias}	-20 to +85	°C

DC Operating Conditions ($T_a = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{DD}	2.7	3.0	3.6	V
	V_{SS}	0	0	0	V
Input high voltage	V_{IH}	2.2	—	$V_{DD} + 0.3$	V
Input low voltage	V_{IL}	-0.3	—	0.8	V

DC Characteristics ($V_{DD} = 2.7$ V to 3.6 V, $V_{SS} = 0$ V, $T_a = 0$ to +70°C)

Parameter	Symbol	Min	Max	Unit	Test conditions
Operating V_{DD} current	I_{DD}	—	20	mA	$V_{DD} = 3.6$ V, $I_{DOUT} = 0$ mA, $t_{RC} = 200$ ns
Standby V_{DD} current	I_{SB1}	—	20	μA	$V_{DD} = 3.6$ V, $\overline{CE} \geq V_{DD} - 0.2$ V
	I_{SB2}	—	3	mA	$V_{DD} = 3.6$ V, $\overline{CE} \geq 2.2$ V
Input leakage current	$ I_{IL} $	—	2	μA	$V_{in} = 0$ to V_{DD}
Output leakage current	$ I_{OL} $	—	2	μA	$\overline{CE} = 2.2$ V, $V_{OUT} = 0$ to V_{DD}
Output high voltage	V_{OH}	$V_{DD} - 0.2$	—	V	$I_{OH} = -100$ μA
Output low voltage	V_{OL}	—	0.2	V	$I_{OL} = 100$ μA

Capacitance ($V_{DD} = 2.7$ V to 3.6 V, $V_{SS} = 0$ V, $T_a = 25$ °C, $V_{in} = 0$ V, $f = 1$ MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance	C_{in}	—	10	pF
Output capacitance	C_{out}	—	15	pF

AC Characteristics ($V_{DD} = 2.7 \text{ V}$ to 3.6 V , $V_{SS} = 0 \text{ V}$, $T_a = 0$ to $+70^\circ\text{C}$)

Test Conditions

- Input pulse levels: 0.4 to 2.4 V
- Input rise and fall time: 5 ns
- Input and output timing reference levels: 1.4 V
- Output load: 1TTL + $C_L = 50 \text{ pF}$ (including jig)

Read Cycle


Parameter	Symbol	HN62V454-20		Unit	Notes
		Min	Max		
Read cycle time	t_{RC}	200	—	ns	
Address access time	t_{AA}	—	200	ns	3
$\overline{CE}$ access time	t_{ACE}	—	200	ns	3
$\overline{OE}$ access time	t_{OE}	—	70	ns	3
BHE access time	t_{BHE}	—	200	ns	
Output hold time from address change	t_{DHA}	0	—	ns	2
Output hold time from $\overline{CE}$	t_{DHC}	0	—	ns	2
Output hold time from $\overline{OE}$	t_{DHO}	0	—	ns	2
Output hold time from BHE	t_{DHB}	0	—	ns	
$\overline{CE}$ to output in high-Z	t_{CHZ}	—	70	ns	1
$\overline{OE}$ to output in high-Z	t_{OHZ}	—	70	ns	1
BHE to output in high-Z	t_{BHZ}	—	70	ns	1
$\overline{CE}$ to output in low-Z	t_{CLZ}	5	—	ns	4
$\overline{OE}$ to output in low-Z	t_{OLZ}	5	—	ns	4
BHE to output in low-Z	t_{BLZ}	5	—	ns	

- Notes: 1. t_{CHZ} , t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.
2. t_{DHA} , t_{DHC} , t_{DHO} : Determined by faster.
3. t_{AA} , t_{ACE} , t_{OE} : Determined by slower.
4. t_{CLZ} , t_{OLZ} : Determined by slower.
5. $\overline{CE}$ and $\overline{OE}$ are enable A17 to A0 are valid.
6. D15/A-1 pin is in the output state when BHE is high, $\overline{CE}$ and $\overline{OE}$ are enable. Therefore, the input signals of opposite phase to the output must be applied to them.


HN62V454 Series

Timing Waveforms

Word Mode (BHE = 'V_{IH}') or Byte Mode (BHE = 'V_{IL}')*^{2, 3, 4}






Word Mode, Byte Mode Switch*^{5, 6}



Package Dimensions

HN62V454P Series (DP-40)

Unit: mm




Hitachi Code	DP-40
JEDEC Code	MO-015J Mod.
EIAJ Code	SC-511-40D
Weight (reference value)	6.0 g

HN62V454 Series

Package Dimensions (cont.)

HN62V454FA Series (FP-40D)

Unit: mm




Dimension including the plating thickness
Base material dimension

Hitachi Code	FP-40D
JEDEC Code	—
EIAJ Code	—
Weight (reference value)	1.5 g

Package Dimensions (cont.)

HN62V454TT Series (TTP-44D)

Unit: mm



Dimension including the plating thickness
Base material dimension

Hitachi Code	TTP-44D
JEDEC Code	—
EIAJ Code	—
Weight (reference value)	0.5 g

HN62V454 Series

When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan
Tel: Tokyo (03) 3270-2111
Fax: (03) 3270-5109

For further information write to:

Hitachi America, Ltd.
Semiconductor & IC Div.
2000 Sierra Point Parkway
Brisbane, CA. 94005-1835
U S A
Tel: 415-589-8300
Fax: 415-583-4207

Hitachi Europe GmbH
Electronic Components Group
Continental Europe
Dornacher Straße 3
D-85622 Feldkirchen
München
Tel: 089-9 91 80-0
Fax: 089-9 29 30 00

Hitachi Europe Ltd.
Electronic Components Div.
Northern Europe Headquarters
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA
United Kingdom
Tel: 0628-585000
Fax: 0628-778322

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 0104
Tel: 535-2100
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.
Unit 706, North Tower,
World Finance Centre,
Harbour City, Canton Road
Tsim Sha Tsui, Kowloon
Hong Kong
Tel: 27359218
Fax: 27306071

Copyright © Hitachi, Ltd., 1997. All rights reserved. Printed in Japan.

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
1.0	Jul. 4, 1996	Initial issue	M. Shirai	T. Wada
2.0	Jun. 26, 1997	Operation Table Deletion of note 2 Capacitance Deletion of note		