

# HI-8504

## QUAD INVERTING HIGH VOLTAGE UP/DOWN LEVEL SHIFTER

### General Description

The HI-8504 is a CMOS quad inverting level shifter which can perform either low to high voltage translation or high to low voltage translation depending on the power pin connections. Power pins VI+ and VI- set the input voltage range, while VO+ and VO- set the output voltage range. VSUB must be connected to the most positive voltage either VI+ or VO+. The HI-8504 is fabricated with silicon gate CMOS technology. In the quiescent state with input voltages near the rails, e.g., CMOS input levels, the translators consume no DC current, even while level shifting from 3V to 30V or vice versa. The HI-8504 finds typical application interfacing circuits operating at different supply voltages, such as 5V logic to ±15V analog.

### Features

- Low to high level translation, from 3V to 30V
- High to low level translation, from 30V to 3V
- Translation direction pin programmable
- Low power CMOS
- TTL, CMOS input and output compatibility
- Military temperature range and processing available

### Applications


- Interface ±15V analog to 5V logic
- Drive high voltage displays from low level logic
- Level translate between subsystems

### Ordering Information \*\*


HI-8504P - Plastic DIP, 14 pin, Commercial  
HI-8504C - Ceramic DIP, 14 pin, Commercial  
HI-8504D - CERDIP, 14 pin, Commercial

\*\* Other packaging and screening options available upon request

### Chip Topography HI-8504



### Pin Assignment



\* VSUB pin must be connected to the most positive supply pin (VI+ or VO+).

**HOLT**  
INTEGRATED CIRCUITS

## Functional Description

Referring to Figure 1, each level shifter contains a two stage voltage translator. First, the input is translated to the desired positive output level, VO+. The only restrictions on this translation are:

$$3.0V \leq [(VO+) - (VI-)] \leq 30V$$

While

$$3.0V \leq [(VI+) - (VI-)] \leq 30V$$


The next translator stage shifts the signal to the VO- output level. The only restriction is:

$$3.0V \leq [(VO+) - (VO-)] \leq 30V$$

The substrate pin, VSUB, must be connected to the most positive voltage of either VI+ or VO+. Failure to properly connect VSUB can cause permanent damage to the device.

**CAUTION:** For applications where  $[(VI+) - (VI-)] > 15V$  and the DC component of  $V_{IN}$  can be near  $[(VI+) - (VI-)] / 2$ , a current limiting resistor in series with VI- is necessary. For 30V applications, a 1Kohm resistor is recommended.

## Functional Block Diagram



## Schematic (Single Level Shifter)




Figure 1

## Pin Descriptions

Pin	Symbol	Function	Description	Pin	Symbol	Function	Description
1	OUT1	Output	Level Shifter #1 Output Pin	6	IN2	Input	Level Shifter #2 Input Pin
2	IN1	Input	Level Shifter #1 Input Pin	7	OUT2	Output	Level Shifter #2 Output Pin
3	VO+	Power	Output Positive Supply Pin	8	OUT3	Output	Level Shifter #3 Output Pin
4	VSUB	Power	Device Substrate. For VI+ ≥ VO+, Connect to VI+ (Pin 5). For VO+ > VI+, Connect to VO+ (Pin 3). Caution must be taken to properly connect the VSUB Pin. Failure to do so can result in permanent damage to the device.	9	IN3	Input	Level Shifter #3 Input Pin
5	VI+	Power	Input Positive Supply Pin	10	VI-	Power	Input Negative Suppl. Pin
				12	VO-	Power	Output Negative Supply Pin
				13	IN4	Input	Level Shifter #4 Input Pin
				14	OUT4	Output	Level Shifter #4 Output Pin

# Absolute Maximum Ratings

Supply Voltages:	VI+ to VI- .....	-0.3V to +35V	DC Current Drain per Pin .....	10 mA
	VI+ to VO- .....	-0.3V to +35V	Power Dissipation per Package .....	500 mW
	VO+ to VI- .....	-0.3V to +35V	Operating Temperature Range:	Plastic ..... -40°C to +85°C Ceramic ..... -55°C to +125°C
	VO+ to VO- .....	-0.3V to +35V	Storage Temperature Range:	Plastic ..... -50°C to +150°C Ceramic ..... -65°C to +150°C
	VSUB to VI- .....	-0.3V to +35V		
	VSUB to VO- .....	-0.3V to +35V		
Voltage at any Input .....	(VI+) + 0.3V to (VI-) - 0.3V			

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Electrical Characteristics

T<sub>A</sub> = -55°C to +125°C (Unless Otherwise Specified)

Parameter	Symbol	VI+	VI-	VO+	VO-	VSUB	Conditions	Min	Typ	Max	Units
Output Voltage Low Level	V <sub>OL</sub>	5V	0V	10V	0V	10V	V <sub>IL</sub> = VI+, V <sub>UL</sub> = VI-	-	0.0	0.05	V
		5V	0V	15V	-15V	15V	V <sub>IL</sub> = VI+, V <sub>UL</sub> = VI-	-	-15.0	-14.95	V
		15V	-15V	5V	0V	15V	V <sub>IL</sub> = VI+, V <sub>UL</sub> = VI-	-	0.0	0.05	V
		15V	-15V	5V	-5V	15V	V <sub>IL</sub> = VI+, V <sub>UL</sub> = VI-	-	-5.0	-4.95	V
Output Voltage High Level	V <sub>OH</sub>	5V	0V	-10V	0V	10V	V <sub>OL</sub> = VI+, V <sub>UL</sub> = VI-	9.95	10.0	-	V
		5V	0V	15V	-15V	15V	V <sub>OL</sub> = VI+, V <sub>UL</sub> = VI-	14.95	15.0	-	V
		15V	-15V	5V	0V	15V	V <sub>OL</sub> = VI+, V <sub>UL</sub> = VI-	4.95	5.0	-	V
		15V	-15V	5V	-5V	15V	V <sub>OL</sub> = VI+, V <sub>UL</sub> = VI-	4.95	5.0	-	V
Output Sink Current	I <sub>OL</sub>	5V	0V	10V	0V	10V	V <sub>OL</sub> = 0.05V	-0.15	-0.35	-	mA
		5V	0V	15V	-15V	15V	V <sub>OL</sub> = -14.95V	-0.20	-0.55	-	mA
		15V	-15V	5V	0V	15V	V <sub>OL</sub> = 0.05V	-0.10	-0.24	-	mA
		15V	-15V	5V	-5V	15V	V <sub>OL</sub> = -4.95V	-0.15	-0.35	-	mA
Output Source Current	I <sub>OH</sub>	5V	0V	10V	0V	10V	V <sub>OH</sub> = 9.95V	0.12	0.36	-	mA
		5V	0V	15V	-15V	15V	V <sub>OH</sub> = 14.95V	0.16	0.47	-	mA
		15V	-15V	5V	0V	15V	V <sub>OH</sub> = 4.95V	0.04	0.16	-	mA
		15V	-15V	5V	-5V	15V	V <sub>OH</sub> = 4.95V	0.09	0.28	-	mA
Input Low Voltage	V <sub>IL</sub>	5V	0V	10V	0V	10V		-	-	1.2	V
		5V	0V	15V	-15V	15V		-	-	1.2	V
		15V	-15V	5V	0V	15V		-	-	-12.0	V
		15V	-15V	5V	-5V	15V		-	-	-12.0	V
Input High Voltage	V <sub>IH</sub>	5V	0V	10V	0V	10V		3.2	-	-	V
		5V	0V	15V	-15V	15V		3.2	-	-	V
		15V	-15V	5V	0V	15V		12.0	-	-	V
		15V	-15V	5V	-5V	15V		12.0	-	-	V
Input Current	I <sub>IN</sub>	15V	-15V	-	-	15V		-	-	1.0	μA
Input Capacitance	C <sub>IN</sub>	-	-	-	-	-		-	35	-	pf
Quiescent Current - Input Supply	I <sub>VI</sub>	30V	0V	30V	0V	30V	T <sub>A</sub> = +25°C	-	0.001	0.1	μA
		30V	0V	30V	0V	30V	T <sub>A</sub> = +85°C	-	0.01	1.0	μA
		30V	0V	30V	0V	30V	T <sub>A</sub> = +125°C	-	0.1	10	μA
Quiescent Current - Output Supply	I <sub>VO</sub>	30V	0V	30V	0V	30V	T <sub>A</sub> = +25°C	-	0.001	0.1	μA
		30V	0V	30V	0V	30V	T <sub>A</sub> = +85°C	-	0.01	1.0	μA
		30V	0V	30V	0V	30V	T <sub>A</sub> = +125°C	-	0.1	10	μA
Quiescent Current - Substrate	I <sub>SUB</sub>	30V	0V	30V	0V	30V	T <sub>A</sub> = +25°C	-	0.01	1	μA
		30V	0V	30V	0V	30V	T <sub>A</sub> = +85°C	-	0.1	10	μA
		30V	0V	30V	0V	30V	T <sub>A</sub> = +125°C	-	2	30	μA

# AC Electrical Characteristics

$C_L = 50 \text{ pf}$ ,  $t_{tr} = t_{tf} = 100\text{ns}$ ,  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$  (Unless Otherwise Specified)

Parameter	Symbol	VI+	VI-	VO+	VO-	V <sub>SUB</sub>	Conditions	Min	Typ	25°C Max	125°C Max	Units
Propagation Delay (High to Low)	$t_{PHL}$	15V 5V	-15V 0V	5V 15V	0V -15V	15V 5V		-	0.8 0.4	2.0 1.0	3.0 1.5	$\mu\text{s}$
Propagation Delay (Low to High)	$t_{PLH}$	15V 5V	-15V 0V	5V 15V	0V -15V	15V 5V		-	1.1 0.6	2.5 1.5	3.5 2.0	$\mu\text{s}$
Output rise and fall time	$t_{tr}, t_{tf}$	15V 5V	-15V 0V	5V 15V	0V -15V	15V 5V		-	200 80	500 200	700 350	ns ns
Dynamic Current												
	I <sub>VI</sub>	15V 15V 5V 5V	-15V -15V 0V 0V	5V 5V 15V 15V	0V 0V -15V -15V	15V 15V 15V 15V	f=100KHz f=500KHz f=100KHz f=500KHz	-	0.6 2.0 0.03 0.15	-	-	mA
	I <sub>VO</sub>	15V 15V 5V 5V	-15V -15V 0V 0V	5V 5V 15V 15V	0V 0V -15V -15V	15V 15V 15V 15V	f=100KHz f=500KHz f=100KHz f=500KHz	-	0.14 0.7 1.9 9.7	-	-	mA
	I <sub>SUB</sub>	15V 15V 5V 5V	-15V -15V 0V 0V	5V 5V 15V 15V	0V 0V -15V -15V	15V 15V 15V 15V	f=100KHz f=500KHz f=100KHz f=500KHz	-	0.5 2.9 0.2 1.2	-	-	mA




Fig. 2 Typical Delay Time for UP Conversion as a Function of Output Positive Reference Supply Voltage.





Fig. 3 Typical Delay Time for DOWN Conversion as a Function of Input Positive Reference Supply Voltage.

## Timing Diagram



**HOLT**  
INTEGRATED CIRCUITS

Holt Integrated Circuits Inc. / 9351 Jeronimo Road Irvine, CA 92718 / (714)859-8800 or (800)222-HOLT

Information given by HOLT is believed to be accurate and reliable. However, HOLT reserves the right to change product specifications at any time without notice. All devices sold by HOLT are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. HOLT makes no warranty, express statutory, implied, or by description regarding the information set herein or regarding the freedom of the described devices from patent infringement.