DS07-12548-3E

8-bit Original Microcontroller смоs

F²MC-8L MB89530 Series

MB89537/537C/538/538C MB89F538L/P538/PV530

DESCRIPTION

The MB89530 series is a one-chip microcontroller featuring the F²MC-8L core supporting low-voltage and highspeed operation. Built-in peripheral functions include timers, serial interface, A/D converter, and external interrupt. This product is an ideal general-purpose one-chip microcontroller for a wide variety of applications from household to industrial equipment, as well as use in portable devices.

FEATURES

- Wide range of package options
 - QFP package (1mm pitch)
 - Two types of LQFP packages (0.5mm pitch, 0.65mm pitch)
 - SH-DIP package
 - BCC package (0.5mm pitch)
- · Low voltage, high-speed operating capability
- Minimum instruction execution time 0.32 µs (at base oscillator 12.5MHz)
- F²MC-8L CPU Core
 - Instruction set optimized for controller operation
 - Multiplication/division instructions
 - 16-bit calculation
 - Branching instructions with bit testing
 - Bit operation instructions, etc.
- Five timer systems
 - 8-bit PWM timer with 2 channels (usable as either interval timer of PWM timer)
 - Pulse width count timer (supports continuous measurement or remote control receiving applications)
 - 16-bit timer counter
 - 21-bit time base timer
 - Watch prescaler (17-bit)
- UART
 - Synchronous or asynchronous operation, switchable
- 2 serial interfaces (serial I/O)
 - Selection of transfer direction (specify MSB first or LSB first) for communication with a variety of devices



(Continued)


- 10-bit A/D converter (8 channels)
 - External clock input for startup support (except for MB89F538L)
 - Time base timer output for startup support
- Pulse generators (PPG) with 2-program capability
 - 6-bit PPG with selection of pulse width and pulse period
 - 12-bit PPG (2 channels) with selection of pulse width and pulse period
- I²C interface circuits
- External interrupt 1 (single-clock : 4 channels, dual-clock : 3 channels)
- 4 or 3 independent inputs, release enabled from standby mode (includes edge detection function)
- External interrupt 2 (except for MB89F538L : 8 channels, MB89F538L : 7 channels)
 - 8 or 7 independent inputs, release enabled form standby mode (includes level edge detection function)
- Standby modes (low power consumption modes)
 - Stop mode (oscillator stops, virtually no power consumed)
 - Sleep mode (CPU stops, power consumption reduced to one-third)
 - Sub clock mode
 - Watch mode
- Watchdog timer reset
- I/O ports
 - Maximum port single-clock : except for MB89F538L : 53
 - MB89F538L : 52

dual-clock : except for MB89F538L : 51

- MB89F538L
- 38 general-purpose I/O ports (CMOS) (MB89F538L : 37)
- 2 general-purpose I/O ports (N-ch open drain)
- 8 general-purpose output ports (N-ch open drain)
- General-purpose input ports(CMOS)single-clock : except for MB89F538L : 5

dual-clock : except for MB89F538L : 3

: 50



■ PRODUCT LINEUP

Part number Parameter		MB89537/ 537C	MB89538/ 538C	MB89F538L	MB89P538	MB89PV530	
Тур	00	Mass produce	d (Mask ROM)	FLASH	One-time programmable	Evaluation	
ROM capacity		32 K × 8-bit (built-in ROM)	48 K × 8-bit (built-in ROM)	48 K × 8-bit (built-in FLASH memory) (write from general purpose EPROM writer)	48 K × 8-bit (built-in ROM) (write from general purpose EPROM writer)	48 K × 8-bit (external ROM) *2	
RA	M capacity	1 K \times 8-bit		2 K ×	8-bit		
Ор	erating voltage	2.2 V to 3.6 V*1 537C/		2.4 V to 3.6 V*1	2.7 V to	5.5 V	
CPU functions Basic instructions : 136 Instruction bit length : 8-bits Instruction length : 1 bit to 3 bits Data bit length : 1, 8, 16-bits Minimum instruction execution time : 0.32 µs / 12.5 MHz Minimum interrupt processing time : 2.88 µs / 12.5 MHz							
Peripheral functions	Ports	Input ports: single-clock5 (4 also usable as external interrupts) dual-clockOutput-only ports (N-ch open drain) : 8 (8 also usable as ADC input): 8 (8 also usable as ADC input)I/O ports (N-ch open drain) : 2 (2 also usable as SO2/SDA or SI2/SCL): 38 (21 have no other function) (except for MB89F538L)I/O ports (CMOS) (MB89F538L): 37 (21 have no other function) (MB89F538L)Total (except for MB89F538L): single-clockTotal (MB89F538L): single-clockSingle-clock52, 2system clockSingle-clock52, 2system clock					
Periphera	Time base timer	21 bits Interrupt periods at main clock oscillation frequency of 12.5MHz (approx. 0.655 ms, 2.621 ms, 20.97 ms, 335.5 ms)					
Watchdog timer Reset period of approx. 167.8 ms to 335.6 ms at mail clock frequency of Reset period of approx. 500 ms to 1000 ms at sub clock frequency of 32							
	PWM timer	8-bit interval timer operation (supports square wave output, operating clock period : 1, 8, 16, 64 t _{inst} * ³) Pulse width measurement with 8-bit resolution (conversion period : 2 ⁸ t _{inst} * ³ to 2 ⁸ × 64 t _{inst} * ³ 2 channels (can also be used as interval timer, can also be used as ch1 output and ch2 count clock)					
Wa	tch prescaler			base frequency of 3 s, 1.00 s, 2.00 s, 4.0			

Pa	Part number rameter	MB89537/537C	MB89538/538C	MB89F538L	MB89P538	MB89PV530		
	Pulse width count timer	 8-bit one-shot timer operation (supports underflow output, operating clock period : 1, 4, 32 t_{inst}*³, external) 8-bit reload timer operation (supports square wave output, operating clock period : 1, 4, 32 t_{inst}*³, external) 8-bit pulse width measurement operation (continuous measurement, H width measurement, L width measurement, rise-to-rise, fall- to-fall, H width measurement and rise-to-rise) 						
	16-bit timer/ counter		tion (operating clo ter operation (sele					
	Serial I/O	8 bit length, Selec	tion of LSB first or	MSB first, Transf	er clock (2, 8, 32 t	inst ^{*3} , external)		
	UART/SIO	bit without parity b	CLK synchronous/CLK asynchronous data transfer capability (8, 9 bit with parity bit, or 7,8 bit without parity bit). Built-in baud rate generator provides selection of 14 baud rate settings.					
Peripheral functions	UART	CLK synchronous/CLK asynchronous data transfer capability (4, 6, 7, 8 bit with parity bit, or 5, 7, 8, 9 bit without parity bit). Built-in baud rate generator provides selection of 14 baud rate settings. External clock output, 2-channel 8-bit PWM timer output also available for baud rate settings.						
Periphe	External interrupt 1	Selection of rising	nannel independer , falling, or both ec covery from stand	dge detection.				
	External interrupt 2	independent L lev	538L : 8-channel i rel detection ecovery from stan		l detection, MB89	-538L : 7-channel		
	6-bit PPG, 12-bit PPG		are wave signals or 12-bit × 2 chanr		e period.			
I ² C bus interface 2-line communications (on N						and Philips I ² C		
	A/D converter	10-bit resolution \times 8 channels. A/D conversion functions (conversion time : 60 t _{inst} * ³) Supports repeated calls from external clock (except for MB89F538L) Supports repeated calls from internal clock. Standard voltage input provided (AVR)						
Standby modes (power saving modes)		Sleep mode, stop mode, sub clock mode, watch mode.						
Process CMOS								

*1 : Depends on operating frequency.

*2 : Using external ROM and MBM27C512.

*3 : tinst represents instruction execution time. This can be selected as 1/4, 1/8, 1/16, 1/64 of the main clock cycle or 1/2 of the sub clock cycle.

Note : MB89537/538 have no built-in I²C functions. To use I²C functions, choose the MB89PV530/P538/F538L/MB89537C/538C.

Part number Package	MB89537/537C	MB89538/538C	MB89F538L	MB89P538	MB89PV530
DIP-64P-M01	0	0	0	0	Х
FPT-64P-M03	0	0	Х	Х	Х
FPT-64P-M06	0	0	0	0	Х
FPT-64P-M09	0	0	0	0	Х
LCC-64P-M19	Х	Х	0	Х	Х
LCC-64P-M16	Х	Х	Х	O*	Х
MDP-64C-P02	Х	Х	Х	Х	0
MQP-64C-P01	Х	Х	Х	Х	0

■ MODEL DIFFERENCES AND SELECTION CONSIDERATIONS

O : Model-package combination available

X : Model-package combination not available

* : Only for ES

Conversion sockets for pin pitch conversion (manufactured by Sunhayato Corp.) can be used.

Contact : Sunhayato Corp. : TEL : +81-3-3984-7791

FAX : +81-3-3971-0535

E-mail : adapter@sunhayato.co.jp

DIFFERENCES AMONG PRODUCTS

1. Memory Capacity

When this product is used in a piggy-back or other evaluation configuration, it is necessary to carefully confirm the differences between the model being used and the product it is evaluating. Particular attention should be given to the following (see " CPU core 1. Memory Space").

- The program ROM area starts from address 4000H on the MB89P538, MB89F538L and MB89PV530 models.
- Note upper limits on RAM, such as stack areas, etc.

2. Current Consumption

- On the MB89PV530, the additional current consumed by the EPROM is added at the connecting socket on the back side.
- When operating at low speed, the current consumption in the one-time PROM or EPROM models is greater than on the mask ROM models. However, current consumption in sleep or stop modes is identical.

For details, refer to " ELECTRICAL CHARACTERISTICS".

3. Mask Options

The options available for use, and the method of specifying options, differ according to the model. Before use, check the "■ MASK OPTIONS" specification section.


4. Wild Register Functions

The following table shows areas in which wild register functions can be used.

Wild Register Usage Areas

Part number	Address space
MB89PV530	4000н to FFFFн
MB89P538	4000н to FFFFн
MB89F538L	4000н to FFFFн
MB89537/537C	8000н to FFFFн
MB89538/538C	4000н to FFFFн


PIN ASSIGNMENTS




*2 : Pin 10 is P47/INT27/ADST pins except for MB89F538L and MOD2 pin for MB89F538L.


*3 : Pin 25 and 26 are P63/INT13, P64 pins for single-clock and X0A, X1A pins for dual-clock.

*4 : The function of pin 57 depends on the model. For details, see "■PIN DESCRIPTIONS" and "■HANDLING DEVICES".





*4 : The function of pin 50 depends on the model. For details, see "■PIN DESCRIPTIONS" and "■HANDLING DEVICES".



■ PIN DESCRIPTIONS

Pin no.		I/O				
SH-DIP*1 MDIP*2	QFP* ³ MQFP* ⁴	LQFP*5 BCC*6	Pin name	circuit type	Function	
30	23	22	X0	_	Connecting pins to crystal oscillator circuit or other os-	
31	24	23	X1	A	cillator circuit. The X0 pin can connect to an external clock. In that case, X1 is left open.	
28	21	20	MOD0	B	B Input pins for memory access mode setting. Conner	
29	22	21	MOD1	В	rectly to Vss.	
27	20	19	RST	С	Reset I/O pin. This pin has pull-up resistance with CMOS I/O or hysteresis input. At an internal reset re- quest, an 'L' signal is output. An 'L' level input initializes the internal circuits.	
56 to 49	49 to 42	48 to 41	P00 to P07	D	General purpose I/O ports.	
48 to 41	41 to 34	40 to 33	P10 to P17	D	General purpose I/O ports.	
40	33	32	P20/PWCK	Е	General purpose I/O port.Resource I/O pin (hysteresis input).Hysteresis input. This pin also functions as a PWC input.	
39	32	31	P21/ PPG01	D	General purpose I/O port. This pin also functions as the PPG01 output.	
38	31	30	P22/ PPG02	D	General purpose I/O port. This pin also functions as the PPG02 output.	
37	30	29	P23	D	General purpose I/O port.	
36	29	28	P24	D	General purpose I/O port.	
35	28	27	P25	D	General purpose I/O port.	
34	27	26	P26	D	General purpose I/O port.	
33	26	25	P27	D	General purpose I/O port.	
58	51	50	P30/ PPG03/ MCO	D	General purpose I/O port.This pin also functions as the PPG03 output.	
59	52	51	P31/SCK1 (UCK1) / LMCO	E	General purpose I/O port.Resource I/O pin (hysteresis input).This pin also functions as the UART/SIO clock input/output pin.	
60	53	52	P32/SO1 (UO1)	D	General purpose I/O port. This pin also functions as the UART/SIO clock input/output pin.	
61	54	53	P33/SI1 (UI1)	E	General purpose I/O port.Resource input/output pin (hysteresis input).This pin also functions as the UART/ SIO serial data input pin.	
62	55	54	P34/PTO2	D	General purpose I/O port.This pin also functions as the PWM time 2 output pin.	
63	56	55	P35/PWC	Е	General purpose I/O port.Resource I/O pin (hysteresis input).This pin also functions as a PWC input.	

	Pin no.			I/O			
SH-DIP*1 MDIP*2	QFP* ³ MQFP* ⁴	LQFP*5 BCC*6	Pin name	circuit type	Function		
1	58	57	P36/WTO	D	General purpose I/O port.Resource output.This pin also functions as the PWC output pin.		
2	59	58	P37/PTO1	D	General purpose I/O port.Resource output.This pin also functions as the PWM timer 1 output pin.		
3	60	59	P40/INT20/ EC	E	General purpose I/O port.Resource I/O pin (hysteresis input)This pin also functions as an external interrupt input or 16-bit timer/counter input.		
4	61	60	P41/INT21/ SCK2	E	General purpose I/O port.Resource I/O pin (hysteresis input)This pin also functions as an external interrupt input or SIO clock I/O pin.		
5	62	61	P42/INT22/ SO2/SDA	G	N-ch open drain output. Resource I/O pin (hysteresis only for INT22 input) . This pin also functions as an external interrupt input, SIO serial data output, or I ² C data line.		
6	63	62	P43/INT23/ SI2/SCL	G	N-ch open drain output. Resource I/O pin (hysteresis only for INT23 input) . This pin also functions as an external interrupt, SIO serial data input, or I ² C clock I/O pin.		
7	64	63	P44/INT24/ UCK2	E	General purpose I/O port. Resource I/O pin (hysteresis input) . This pin also functions as an external interrupt input or UART clock I/O pin.		
8	1	64	P45/INT25/ UO2	E	General purpose I/O port. Resource I/O pin (hysteresis input) . This pin also functions as an external interrupt input or UART data output pin.		
9	2	1	P46/INT26/ UI2	E	General purpose I/O port. Resource I/O pin (hysteresis input) . This pin also functions as an external interrupt input or UART data input pin.		
10	3	2	P47/INT27/ ADST	E	except forGeneral purpose I/O port. Resource I/O pin (hysteresis input) .MB89F 538LThis pin also functions as an external interrupt input or A/D converter clock input pin.		
			MOD2	В	MB89FInput pin for memory access mode setting.538LConnect to Vss directly.		
11 to 18	4 to 11	3 to 10	P50/AN0 to P57/AN7	Н	N-ch open drain output port. This pin also functions as an A/D converter analog input pin.		
22 to 24	15 to 17	14 to 16	P60/INT10 to P62/INT12	I	General purpose input port. Resource input pin (hysteresis input) . This pin also functions as an external interrupt input pin.		

Pin no.				I/O		
SH-DIP*1 MDIP*2	QFP* ³ MQFP ^{*4}	LQFP*5 BCC*6	Pin name	circuit type	Function	
25 18 17		P63/INT13	I	Single-clock	General purpose input port. Resource input pin (hystere- sis input). This pin also functions as an external interrupt.	
			X0A	А	Dual-clock	Connected pin for sub clock
26	26 19 18		P64	J	Single-clock	General purpose input port.
20			X1A	Α	Dual-clock	Connected pin for sub clock
64	57	56	Vcc		Power supply pin.	
32	25	24	Vss		Ground pin (GND) .	
19	12	11	AVcc		A/D converter power supp	ly pin.
20	13	12	AVR		A/D converter reference v	oltage input pin.
21	14	13	AVss		A/D converter power supply pin. Used at the same voltage level as the Vss supply.	
					MB89P538	Fixed at Vss.
57	50	49	С		MB89PV530 MB89F538L MB89537/537C MB89538/538C	N.C. pin

*1 : DIP-64P-M01

*2 : MDP-64C-P02

*3 : FPT-64P-M06

*4 : MQP-64C-P01

*5 : FPT-64P-M03/M09

*6 : LCC-64P-M19/M16


Pin	Pin no.		I/O Circuit	Function
MDIP*1	MQFP*2	Pin name	type	Function
65 66 67 68 69 70 71 72 73 74	66 67 68 69 70 71 72 73 74 75	A15 A12 A7 A6 A5 A4 A3 A2 A1 A0	Ο	Address output pins.
74 75 76 77	73 77 78 79	01 02 03	I	Data input pins.
78	80	Vss	0	Power supply pin (GND) .
79 80 81 82 83	82 83 84 85 86	04 05 06 07 08	I	Data input pins.
84	87	CE	0	ROM chip enable pin. Outputs an "H" level signal in standby mode.
85	88	A10	0	Address output pin.
86	89	ŌĒ	0	ROM output enable pin. Outputs "L" at all times.
87 88 89	91 92 93	A11 A9 A8	0	Address output pins.
90	94	A13	0	
91	95	A14	0	
92	96	Vcc	0	EPROM power supply pin.
_	65 76 81 90	N.C.	О	Internally connected. These pins always left open.

External EPROM Socket Pin Function Descriptions (MB89PV530 only)

*1 : MDP-64C-P02

*2 : MQP-64C-P01

■ I/O CIRCUIT TYPES



Туре	Circuit	Remarks
G	Resource input	 N-ch open drain output Hysteresis input CMOS input
Н	Pch TTT Nch Analog input	 N-ch open drain output Analog input (A/D converter)
I	R Pull-up control resistors Resource Port	 Hysteresis input CMOS input Software pull-up resistance can be used. Approx. 50 kΩ
J	R Pull-up control resistors	 CMOS input Software pull-up resistance can be used. Approx. 50 kΩ

■ HANDLING DEVICES

1. Preventing Latchup

Care must be taken to ensure that maximum voltage ratings are not exceeded (to prevent latchup). When CMOS integrated circuit devices are subjected to applied voltages higher than Vcc at input and output pins (other than medium- and high-withstand voltage pins), or to voltages lower than Vss, as well as when voltages in excess of rated levels are applied between Vcc and Vss, the phenomenon known as latchup can occur.

When a latchup condition occurs, supply current can increase dramatically and may destroy semiconductor elements. In using semiconductor devices, always take sufficient care to avoid exceeding maximum ratings.

Also when switching power on or off to analog systems, care must be taken that analog power supplies (AVCC, AVR) and analog input signals do not exceed the level of the digital power supply.

2. Power Supply Voltage Fluctuations

Keep supply voltage levels as stable as possible.

Even within the warranted operating range of the Vcc supply voltage, sudden changes in supply voltage can cause abnormal operation. As a measure for stability, it is recommended that the Vcc ripple fluctuation (peak to peak value) should be kept within 10% of the reference Vcc value on commercial power supply (50 Hz-60 Hz), and instantaneous voltage fluctuations such as at power-on and shutdown should be kept within a transient variability limit of 0.1V/ms.

3. Treatment of Unused Input Pins

If unused input pins are left open, abnormal operation may result. Any unused input pins should be connected to pull-up or pull-down resistance.

4. Treatment of N.C. Pins

Any pins marked 'NC' (not connected) must be left open.

5. Treatment of Power Supply Pins on Models with Built-in A/D Converter

Even when A/D converters are not in use, pins should be connected so that $AV_{CC} = V_{CC}$, and $AV_{SS} = AVR = V_{SS}$.

6. Precautions for Use of External Clock

Even when an external clock signal is used, an oscillator stabilization wait period is used after power-on reset, or escape from sub clock mode or stop mode.

7. Execution of Programs on RAM

Debugging of programs executed on RAM cannot be performed even when using the MB89PV530.

8. Wild Register Functions


Wild registers cannot be debugged with the MB89PV530 and tools. To verify operations, actual in-device testing on the MB89P538 or MB89F538L is advised.

9. Details on Handling C Terminal of MB89530 Series

The MB89530 series contains the following products. The regulator integrated model and the regulator-less model have different performance characteristics.

Part No.	Operation Voltage	integrated model	Terminal type	Terminal treatments	
MB89PV530		Not included	N.C terminal	Not required	
MB89P538	2.7 V to 5.5 V	Included C terminal		Fixed to Vcc	
MB09F 550			Clemina	Fixed to Vss	
MB89537/537C	2.2 V to 3.6 V	Not included		Not required	
MB89538/538C	2.2 V 10 3.0 V	Not included	N.C terminal		
MB89F538L	2.3 V to 3.6 V				

Although these product models have the same internal resources, the operation sequence after a power-on reset is different between the regulator integrated model and regulator-less model. The operation sequence after a power-on reset of each model is shown below.



As above, the regulator integrated model starts the CPU behind the regulator-less model. This is because the regulator requires a settling time for normal operation.

The MB89P538 offers a choice of regulator-integrated and regulator-less models selectable depending on the C-terminal treatment. Use the right one for your mask board.

10. Note to Noise In the External Reset Pin (RST)

If the reset pulse applied to the external reset pin (\overline{RST}) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin (\overline{RST}).

■ PROGRAMMING AND ERASING FLASH MEMORY ON THE MB89F538L

1. Flash Memory

The flash memory is located between 4000_H and FFFF_H in the CPU memory map and incorporates a flash memory interface circuit that allows read access and program access from the CPU to be performed in the same way as mask ROM. Programming and erasing flash memory is also performed via the flash memory interface circuit by executing instructions in the CPU. This enables the flash memory to be updated in place under the control of the CPU, providing an efficient method of updating program and data.

2. Flash Memory Features


- 48 K byte×8-bit configuration : (16 K+8 K+8 K+16 K sectors)
- Automatic programming algorithm (Embedded algorithm* : Equivalent to MBM29LV200)
- · Includes an erase pause and restart function
- Data polling and toggle bit for detection of program/erase completion
- Detection of program/erase completion via CPU interrupt
- · Compatible with JEDEC-standard commands
- Sector Erasing (sectors can be combined in any combination)
- No. of program/erase cycles : 10,000 (Min)
- * : Embedded Algorithm is a trademark of Advanced Micro Devices.

3. Procedure for Programming and Erasing Flash Memory

Programming and reading flash memory cannot be performed at the same time. Accordingly, to program or erase flash memory, the program must first be copied from flash memory to RAM so that programming can be performed without program access from flash memory.

4. Flash Memory Register

• Control status register (FMCS)



5. Sector Configuration

The table below shows the sector configuration of flash memory and lists the addresses of each sector for both during CPU access a flash memory programming. • Sector configuration of flash memory

FLASH Memory	CPU Address	Programmer Address*
16 K bytes	FFFFH to C000H	1FFFFн to 1C000н
8 K bytes	BFFFH to A000H	1BFFFн to 1A000н
8 K bytes	9FFFн to 8000н	19FFFн to 18000н
16 K bytes	7FFFн to 4000н	17FFFн to 14000н

* : The programmer address is the address to be used instead of the CPU address when programming data from a parallel flash memory programmer. Use the programmer address on programming or erasing using a generalpurpose parallel programmer.

Part number	Package	Adaptor Part No.	Recommended Programmer Manufacturer and Model
		Sunhayato Corp.	Ando Electric Co., Ltd.
MB89F538L-101PF MB89F538L-201PF	FPT-64P-M06	FLASH-64QF-32DP-8LF	
MB89F538L-101PFM MB89F538L-201PFM	FPT-64P-M09	FLASH-64QF2-32DP-8LF2	AF9708*
MB89F538L-101P-SH MB89F538L-201P-SH	DIP-64P-M01	FLASH-64SD-32DP-8LF	AF9709*
MB89F538L-101PV4 MB89F538L-201PV4	LCC-64P-M19	FLASH-64BCC-32DP-8LF	

6. ROM Programmer Adaptor and Recommended ROM Programmers

* : For the version of the programmer, contact the Flash Support Group, Inc.

• Enquiries

Sunhayato Corp.	: TEL : +81-3-3984-7791
	FAX : +81-3-3971-0535
	E-mail: adapter@sunhayato.co.jp
Flash Support Group, Inc.	: FAX : +81-53-428-8377
	E-mail : support@j-fsg.co.jp

ONE-TIME WRITING SPECIFICATIONS WITH PROM AND EPROM MICROCONTROLLERS

The MB89P538 has a PROM mode with functions equivalent to the MBM27C1001, allowing writing with a general purpose ROM writer using a proprietary adapter. Note, however, that the use of electronic signature mode is not supported.

• ROM writer adapters

With some ROM writers, stability of writing performance is enhanced by placing an 0.1μ F capacitor between the Vcc and Vss pins. The following table lists adapters for use with ROM writers.

ROM Writer Adapters

Part number	Package	Compatible adapter
MB89P538-101PF MB89P538-201PF	FPT-64P-M06	ROM-64QF-32DP-8LA2*1
MB89P538-101PFM MB89P538-201PFM	FPT-64P-M09	ROM-64QF2-32DP-8LA
MB89P538-101P-SH MB89P538-201P-SH	DIP-64P-M01	ROM-64SD-32DP-8LA2*1
MB89P538-101P-PV MB89P538-201P-PV	LCC-64P-M16*2	ROM-64BCC-32DP-8LA-FJ

Inquiries should be addressed to


Sunhayato Corp. : TEL : +81-3-3984-7791 FAX : +81-3-3971-0535 E-mail : adapter@sunhayato.co.jp

*1 : Version 3 or later should be used.

*2 : Only for ES

• Memory map for EPROM mode


The following illustration shows a memory map for EPROM mode. There are no PROM options.



• Recommended screening conditions

Before one-time writing of microcontroller programs to PROM, high temperature aging is recommended as a screening process for chips before they are mounted.

The following diagram shows the flow of the screening process.



• About writing yields

The nature of chips before one-time writing of microcontroller programs to PROM prevents the use of all-bit writing tests. Therefore it is not possible to guarantee writing yields of 100% in some cases.

■ EPROM WRITING TO PIGGY-BACK/EVALUATION CHIPS

This section describes methods of writing to EPROM on piggy-back/evaluation chips.

• EPROM model

MBM27C512-20TV

Writer adapter

For writing to EPROM using a ROM writer, use one of the writer adapters shown below (manufactured by Sunhayato Corp.).

Package	Adapter socket model
LCC-32 (rectangular)	ROM-32LC-28DP-YG

Inquiries should be addressed to

Sunhayato Corp. : TEL : +81-3-3984-7791

FAX : +81-3-3971-0535

E-mail : adapter@sunhayato.co.jp


• Memory Space

Piggy-back/Evaluation Memory Map

0000н 0080н RAM Prohibited
0880н
Obsol Prohibited 4000H ► 4000H
PROM 48 KB EPROM
FFFFH └─────┘·····► FFFFH └────┘

- Writing to EPROM
 - 1) Set up the EPROM writer for the MBM27C512.
 - 2) Load program data to the ERPOM writer, in the area 4000_{H} FFFF_H.
 - 3) Use the EPROM writer to write to the area 4000_{H} FFFF_H.

BLOCK DIAGRAM




CPU CORE

1. Memory Space

The MBM89530 series has 64 KB of memory space, containing all I/O, data areas, and program areas. The I/O area is located at the lowest addresses, with the data area placed immediately above. The data area can be partitioned into register areas, stack areas, or direct access areas depending on the application. The program area is located at the opposite end of memory, closest to the highest addresses, and the highest part of this area is assigned to the tables of interrupt and reset vectors and vector call instructions. The following diagram shows the structure of memory space in the MB89530 series.

Memory Map




2. Registers


The F²MC-8L series has two types of registers, dedicated-use registers within the CPU, and general-purpose registers in memory.

The dedicated-use registers are the following.

: 16-bit length, shows the location where instructions are stored.
: 16-bit length, a temporary memory register for calculation operations. The lower byte is used for 8-bit data processing instructions.
 16-bit length, performs calculations with the accumulator. The lower byte is used for 8-bit data processing instructions.
: 16-bit length, a register for index modification.
: 16-bit length, a pointer indicating memory addresses.
: 16-bit length, indicates stack areas.
: 16-bit length, contains register pointer and condition code.



In addition, the PS register can be divided so that the upper 8 bits are used as a register bank pointer (RP), and the lower 8 bits as a condition code register (CCR). (See the following illustration.)



The RP register shows the address of the register bank currently being used, so that the RP value and the actual address are related by the conversion rule shown in the following illustration.

		area real address conversion principle						I	RP upper			C	Operation code lower			
	"0"	"0"	"0"	"0"	"0"	"0"	"0"	"1"	R4	R3	R2	R1	R0	b2	b1	b0
A al al a a a	_	¥	¥	¥	¥	¥	¥	¥	+	¥	¥	¥	¥	+	¥	¥
Address	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
generated																

The CCR register has bits that show the content of results of calculations and transferred data, and bits that control CPU operation during interrupts.

- H-flag : Set to 1 if calculations result in carry or borrow operations from bit 3 to bit 4, otherwise set to 0. This flag is used for decimal correction instructions.
- I-flag : This flag is set to 1 if interrupts are enabled, and 0 if interrupts are prohibited. The default value at reset is 0.
- IL1, 0 : Indicates the level of the currently permitted interrupts. Only interrupt requests having a more powerful level than the value of these bits will be processed.

IL1	IL0	Interrupt level	Strength
0	0	1	Strong
0	1	I	4
1	0	2	•
1	1	3	Weak


N-flag : Set to 1 if the highest bit is 1 after a calculation, otherwise cleared to 0.

- Z-flag : Set to 1 if a calculation result is 0, otherwise cleared to 0.
- V-flag : Set to 1 if a two's complement overflow results during a calculation, otherwise cleared to 0.
- C-flag : Set to 1 if a calculation results in a carry or borrow operation from bit 7, otherwise cleared to 0. This is also the shift-out value in a shift instruction.

In addition, the following general purpose registers are available.

General purpose registers: 8-bit length, used to contain data.

The general purpose registers are 8-bit registers located in memory. There are eight such registers per bank, and the MB89530 series have up to 32 banks for use. The bank currently in use is indicated by the register bank pointer (RP).



■ I/O MAP

Address	Register name	Register description	Write/Read	Initial value
00н	PDR0	Port 0 data register	R/W	XXXXXXXXAB
01н	DDR0	Port 0 direction register	W	0000000в
02н	PDR1	Port 1 data register	R/W	XXXXXXXXAB
03н	DDR1	Port 1 direction register	W	0000000в
04н to 06н		(Reserved area)	1	
07н	SYCC	System clock control register	R/W	Х-1 ММ1 0 Ов
08н	STBC	Standby control register	R/W	00010в
09н	WDTC	Watchdog control register	R/W	0ХХХХв
0Ан	TBTC	Time base timer control register	R/W	00000в
0Вн	WPCR	Watch prescaler control register	R/W	000000в
0Сн	PDR2	Port 2 data register	R/W	XXXXXXXX
0Dн	DDR2	Port 2 direction register	R/W	0000000в
0Ен	PDR3	Port 3 data register	R/W	XXXXXXXX
0 F н	DDR3	Port 3 direction register	R/W	0000000в
10н	PDR4	Port 4 data register	R/W	XXXX11XX _B
11н	DDR4	Port 4 direction register	R/W	000000в
12н	PDR5	Port 5 data register	R/W	11111111в
13н	PDR6	Port 6 data register	R	XXXXXXXX
14н to 21н		(Reserved area)		
22н	SMC11	Serial mode control register 1 (UART)	R/W	0000000в
23н	SRC1	Serial route control register (UART)	R/W	011000в
24н	SSD1	Serial status and data register (UART)	R/W	00100-1Хв
25н	SIDR1/ SODR1	Serial input/output data register (UART)	R/W	XXXXXXXXB
26н	SMC12	Serial mode control register 2 (UART)	R/W	100001в
27н	CNTR1	PWM control register 1	R/W	0000000в
28н	CNTR2	PWM control register 2	R/W	000-0000в
29н	CNTR3	PWM control register 3	R/W	-000в
2Ан	COMR1	PWM compare register 1	W	XXXXXXXX
2Вн	COMR2	PWM compare register 2	W	XXXXXXXX
2Сн	PCR1	PWC pulse width control register 1	R/W	000000в
2Dн	PCR2	PWC pulse width control register 2	R/W	0000000B
2Ен	RLBR	PWC reload buffer register	R/W	XXXXXXXXB
2 F н	SMC21	Serial mode control register 1 (UART/SIO)	R/W	0000000B
30н	SMC22	Serial mode control register 2 (UART/SIO)	R/W	0000000в
31н	SSD2	Serial status and data register (UART/SIO)	R/W	00001в
32н	SIDR2/ SODR2	Serial data register (UART/SIO)	R/W	XXXXXXXXB

Address	Register name	Register description	Write/Read	Initial value
33н	SRC2	Baud rate generator reload register	R/W	XXXXXXXXB
34н	ADC1	A/D control register 1	R/W	00000-0в
35н	ADC2	A/D control register 2	R/W	-000001b
36н	ADDL	A/D data register low	R/W	XXXXXXXXB
37н	ADDH	A/D data register high	R/W	00в
38н	PPGC2	PPG2 control register (12-bit PPG)	R/W	0000000в
39н	PRL22	PPG2 reload register 2 (12-bit PPG)	R/W	0Х00000в
ЗАн	PRL21	PPG2 reload register 1 (12-bit PPG)	R/W	ХХ00000в
3Вн	PRL23	PPG2 reload register 3 (12-bit PPG)	R/W	ХХ00000в
3Сн	TMCR	16-bit timer control register	R/W	000000в
3Dн	TCHR	16-bit timer counter register high	R/W	0000000в
ЗЕн	TCLR	16-bit timer counter register low	R/W	0000000в
ЗFн	EIC1	External interrupt 1 control register 1	R/W	0000000в
40н	EIC2	External interrupt 1 control register 2	R/W	0000000в
41н to 48н		(Reserved area)		
49 н	DDCR	DDC select register	R/W	Ов
4Ан to 4Вн		(Reserved area)	I	
4Cн	PPGC1	PPG1 control register (12-bit PPG)	R/W	0000000в
4Dн	PRL12	PPG1 reload register 2 (12-bit PPG)	R/W	0Х00000в
4 Ен	PRL11	PPG1 reload register 1 (12-bit PPG)	R/W	ХХ00000в
4 Fн	PRL13	PPG1 reload register 3 (12-bit PPG)	R/W	ХХ00000в
50н	IACR	I ² C address control register	R/W	000в
51н	IBSR	I ² C bus status register	R	0000000в
52н	IBCR	I ² C bus control register	R/W	0000000в
53н	ICCR	I ² C clock control register	R/W	000XXXXX _B
54н	IADR	I ² C address register	R/W	- XXXXXXXB
55н	IDAR	I ² C data register	R/W	XXXXXXXXB
56н	EIE2	External interrupt 2 control register	R/W	0000000в
57н	EIF2	External interrupt 2 flag register	R/W	Ов
58н	RCR1	6-bit PPG control register 1	R/W	0000000в
59н	RCR2	6-bit PPG control register 2	R/W	0Х00000в
5Ан	CKR	Clock output control register	R/W	00в
5Bн to 6Fн		(Reserved area)		
70н	SMR	Serial mode register (SIO)	R/W	0000000в
71н	SDR	Serial data register (SIO)	R/W	XXXXXXXXB
72н	PURR0	Port 0 pull-up resistance register	R/W	11111111в
73н	PURR1	Port 1 pull-up resistance register	R/W	11111111
74 H	PURR2	Port 2 pull-up resistance register	R/W	11111111в
75н	PURR3	Port 3 pull-up resistance register	R/W	11111111в
			(Continued)	

Address	Register name	Register description	Write/Read	Initial value	
76 н	PURR4	Port 4 pull-up resistance register	R/W	111111в	
77н	WREN	Wild register enable register	R/W	000000 _В	
78 н	WROR	Wild register data test register	R/W	000000в	
79 н	PURR6	Port 6 pull-up resistance register	R/W	11111в	
7Ан	FMCS	FLASH control status register	R/W	000Х00 - 0 в	
7В н	ILR1	Interrupt level setting register 1	W	11111111	
7Сн	ILR2	Interrupt level setting register 2	W	11111111	
7Dн	ILR3	Interrupt level setting register 3	W	11111111	
7Ен	ILR4	Interrupt level setting register 4	W	11111111	
7Fн	ITR	Interrupt test register	Access prohibited	XXXXXX00B	
С80н	WRARH1	Upper address setting register 1	R/W	XXXXXXXX	
С81н	WRARL1	Lower address setting register 1	R/W	XXXXXXXX	
С82н	WRDR1	Data setting register 1	R/W	XXXXXXXX	
С83н	WRARH2	Upper address setting register 2	R/W	XXXXXXXX	
С84н	WRARL2	Lower address setting register 2	R/W	XXXXXXXX	
С85н	WRDR2	Data setting register 2	R/W	XXXXXXXX	
С86н	WRARH3	Upper address setting register 3	R/W	XXXXXXXX	
С87н	WRARL3	Lower address setting register 3	R/W	XXXXXXXX	
С88н	WRDR3	Data setting register 3	R/W	XXXXXXXX	
С89н	WRARH4	Upper address setting register 4	R/W	XXXXXXXX	
С8Ан	WRARL4	Lower address setting register 4	R/W	XXXXXXXX	
С8Вн	WRDR4	Data setting register 4	R/W	XXXXXXXX	
С8Сн	WRARH5	Upper address setting register 5	R/W	XXXXXXXX	
C8DH	WRARL5	Lower address setting register 5	R/W	XXXXXXXX	
С8Ен	WRDR5	Data setting register 5	R/W	XXXXXXXX	
C8FH	WRARH6	Upper address setting register 6	R/W	XXXXXXXX	
С90н	WRARL6	Lower address setting register 6	R/W	XXXXXXXX	
С91н	WRDR6	Data setting register 6	R/W	XXXXXXXX	

• Description of write/read symbols :

- R/W : read/write enabled
- R : Read only
- W : Write only
- Description of initial values :
- 0 : This bit initialized to "0".
- 1 : This bit initialized to "1".
- X : The initial value of this bit is not determined.
- M : The initial value of this bit is a mask option.
- : This bit is not used.

Note : Do not use reserved spaces.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0 V)

Deremeter	Symbol	Rat	ing	l Init	Bemerke
Parameter	Symbol	Min	Max	Unit	Remarks
	Vcc AVcc	Vss - 0.3	Vss + 4.0	V	MB89537/538 MB89537C/538C *1
Cumply valtage	AVR	Vss - 0.3	Vss + 4.0	V	MB89F538L
Supply voltage	Vcc AVcc	Vss - 0.3	Vss + 6.0	V	MB89P538 MB89PV530 *1
	AVR	Vss - 0.3	Vss + 6.0	V	
Input voltage	Vı	Vss - 0.3	Vcc + 0.3	V	Other than P42, P43
input voltage	VI	Vss - 0.3	Vss + 6.0	V	Only P42, P43
Output voltage	Vo	Vss - 0.3	Vcc + 0.3	V	Other than P42, P43
Oulput voltage	VO	$V_{\text{SS}}-0.3$	Vss + 6.0	V	Only P42, P43
Maximum clamp current		- 2.0	+ 2.0	mA	*2
Total maximum clamp current	Σ Iclamp		20	mA	*2
"L" level maximum output current	lo∟		15	mA	
"L" level average output current	Iolav		4	mA	Average value (operating current × operating duty)
"L" level maximum total output current	ΣΙοι		100	mA	
"L" level average total output current	ΣΙοιαν		40	mA	Average value (operating current × operating duty)
"H" level maximum output current	Іон		-15	mA	
"H" level average output current	Іонач		-4	mA	Average value (operating current × operating duty)
"H" level maximum total output current	ΣІон		-50	mA	
"H" level average total output current	ΣΙοήαν		-20	mA	Average value (operating current × operating duty)
Current consumption	PD		300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

*1 : AVcc and Vcc are to be used at the same potential. AVR should not exceed AVcc + 0.3 V.


*2 : • Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40, P41, P44 to P47, P50 to P57, P60 to P64

• Use within recommended operating conditions.

• Use at DC voltage (current) .

(Continued)

- The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on result.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits :



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


2. Recommended Operating Conditions


(AVss = Vss = 0 V)

Parameter	Symbol	Va	lue	Unit	Remarks			
Farameter	Symbol	Min	Max	Unit	i i i i i i i i i i i i i i i i i i i			
Supply voltage		2.2*	3.6	V	Range warranted for normal operation	MB89537/538 - MB89537C/		
	Vcc, AVcc	1.5	3.6	V	RAM status in stop mode	538C		
		2.4	3.6	V	Range warranted for normal operation	– MB89F538L		
		1.5	3.6	V	RAM status in stop mode			
		2.7*	5.5	V	Range warranted for normal operation	MB89P538		
		1.5	5.5	V	RAM status in stop mode	MB89PV530		
	AVR	2.4	AVcc	V				
Operating temperature	TA	-40	+85	°C		·		


 * : Varies according to frequency used, and instruction cycle. See "Operating voltage vs. operating frequency (MB89537/MB89538/MB89537C/MB89538C) and (MB89P538/ MB89PV530) " and "5. A/D Converter Electrical Characteristics".

Operating voltage vs. operating frequency (MB89537/MB89538/MB89537C/MB89538C)





Operating voltage vs. operating frequency (MB89F538L)



Operating voltage vs. operating frequency (MB89P538/MB89PV530)

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(AVcc = Vcc = 3.0 V, AVss = Vss = 0 V, $T_A = -40 \ ^{\circ}C$ to +85 $^{\circ}C$)

			Ì		Value			-40 °C to +85 °C)
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
	Vін	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P64, SI1, SI2		0.7 Vcc		Vcc + 0.3	V	
"H" level input voltage	Viнs	RST, MOD0, MOD1, INT20 to INT27, UCK1, UI1, INT10 to INT13, SCK1, EC, PWCK, PWC, SCK2, UCK2, UI2, ADST	_	0.8 Vcc		Vcc + 0.3	V	
	VIHSMB	SCL, SDA		Vss + 1.4		Vss + 5.5	V	With SMB input buffer selected*
	VIHI2C	00L, 0DA	_	0.7 Vcc		Vss + 5.5	V	With I ² C input buffer selected*
	Vil	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P64, SI1, SI2	_	Vss – 0.3		0.3 Vcc	V	
"L" level input voltage	Vils	RST, MOD0, MOD1, INT20 to INT27, UCK1, UI1, INT10 to INT13, SCK1, EC, PWCK, PWC, SCK2, UCK2, UI2, ADST	_	Vss - 0.3		0.2 Vcc	V	
	VILSMB	SCL, SDA	_	Vss - 0.3		Vss + 0.6	V	With SMB input buffer selected*
	VILI2C	SCL, SDA	_	Vss - 0.3		0.3 Vcc	V	With I ² C input buffer selected*
Open drain	V _{D1}	P50 to P57	-			Vcc + 0.3	V	
output applied voltage	Vd2	P42, P43		Vss – 0.3		Vss + 5.5	V	
"H" level output voltage	Vон	P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40, P41, P44 to P47	Іон = −2.0 mA	2.4			V	
output vonago		P25 to P27	Іон = –3.0 mA					
"L" level output voltage	Vol	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, RST	lo∟ = 4.0 mA			0.4	V	
Input leak current (Hi-Z output leak current)	lu	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P64	0.0 V < V ₁ < V _{CC}	-5		+5	μΑ	With no pull-up resistance specified

(Continued)

(Continued)

(AVcc = Vcc = 3.0 V, AVss = Vss = 0 V, $T_A = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C}$)

Demonster	0	Din nome	Osmalitism		Value		11	Demerica		
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks		
Open drain output leak current	LIOD	P42, P43	0.0 V < V1 < Vss + 5.5 V	_		+5	μA			
Pull-up resistance	Rpull	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40, P41, P44 to P47, P60 to P64, RST	V1 = 0.0 V	25	50	100	kΩ	With pull-up resis- tance is selected. The RST signal is excluded.		
					6	10	mA	Normal operation		
	Icc1		Fсн = 10.0 MHz t _{inst} = 0.4 µs	_		45	mA	FLASH memory programming/erase MB89F538L		
	Icc2		$\begin{array}{l} F_{\text{CH}} = 10.0 \text{ MHz} \\ t_{\text{inst}} = 6.4 \ \mu\text{s} \end{array}$		1.5	3	mA			
	Iccs1		$\begin{array}{l} F_{\text{CH}} = 10.0 \ MHz \\ t_{\text{inst}} = 0.4 \ \mu s \end{array}$		2	4	mA	Sleep mode		
	Iccs2		$\begin{array}{l} F_{\text{CH}} = 10.0 \ MHz \\ t_{\text{inst}} = 6.4 \ \mu s \end{array}$		1	2	mA	Sleep mode		
			$F_{CL} = 32.768 \text{ kHz}$		1	3	mA	Sub mode MB89P538/PV530		
	lcc∟				$F_{CL} = 32.768 \text{ kHz}$ $T_A = +25 \text{ °C}$		35	90	μA	Sub mode MB89F538L
Supply current		Vcc	FcL = 32.768 kHz	_	20	50	μA	Sub mode MB89537/538 MB89537C/538C		
carrent	Iccls		F _{CL} = 32.768 kHz	_	15	30	μA	Sub, sleep modes Except MB89F538L		
	ICCLS		F _{CL} = 32.768 kHz T _A = +25 °C	_	15	30	μA	Watch mode, main stop MB89F538L		
	Ісст		FcL = 32.768 kHz	_	5	15	μA	Watch mode, main stop Except MB89F538L		
			$F_{CL} = 32.768 \text{ kHz}$ $T_A = +25 \text{ °C}$		5	15	μA	Sub, sleep modes MB89F538L		
	Іссн		T _A = +25 °C		1	5	μΑ	Sub, stop modes		
	la	AVcc	Fсн = 10.0 MHz		1	3	mA	A/D conversion running		
	Іан		$T_A = +25 \ ^{\circ}C$		1	5	μΑ	A/D stopped		
Input capacitance	Cin	Except Vcc, Vss, AVcc, AVss	f = 1 MHz		5	15	pF			

* : The MB89PV530/P538/F538L/537C/538C have a built-in I²C function, and a choice of input buffers by software setting. The MB89537/538 have no built-in I²C functions, and therefore this standard does not apply.


4. AC Characteristics

(1) Reset Timing

Parameter	Symbol	Condition	Va	lue	Unit	Remarks
Falameter	Symbol	Condition	Min	Max	Onit	Remarks
RST "L" pulse width	tzlzн	—	48 theyl	—	ns	

Notes : • there is the main clock oscillator period.

 If the reset pulse applied to the external reset pin (RST) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin (RST).




(2) Power-on Reset

 $(AVss = Vss = 0 V, T_A = -40 \circ C to +85 \circ C)$

Perameter	Symbol	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	Condition	Min	Max	Unit	Remarks
Power on time	t _R		0.5	50	ms	
Power shutoff time	toff	_	1	_	ms	For repeated operation


Note : Be sure that the power supply will come on within the selected oscillator stabilization period. Also, when varying the supply voltage during operation, it is recommended that the supply voltage be increased gradually.




(3) Clock Timing Standards

(AVss = Vss = 0 V)	$T_A = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$	°C)
--------------------	--	-----

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks	
Faidilletei	Symbol		Condition	Min	Тур	Max	Unit	Reliidiks	
Clock frequency	Fсн	X0, X1		1	—	12.5	MHz	Main clock	
Clock frequency	Fc∟	X0A, X1A			32.768		kHz	Sub clock	
Clock cycle time	t HCYL	X0, X1		80	—	1000	ns	Main clock	
	t lcyl	X0A, X1A		—	30.5	—	μs	Sub clock	
Input clock pulse width	Рwн Pw∟	X0	—	20		_	ns	External clock	
Input clock pulse width	Р _{WHH} Pwll	X0A			15.2		μs	External clock	
Input clock rise, fall time	tcr tcf	X0				10	ns	External clock	





(4) Instruction Cycle

(AVss = Vss = 0 V, $T_A = -40 \ ^{\circ}C$ to +85 $^{\circ}C$)


Parameter	Symbol	Rated value	Unit	Remarks
Instruction cycle (minimum instruction execution time)	tinst	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн	μs	Operating at F _{CH} = 12.5 MHz (4/F _{CH}) t _{inst} = 0.32 μs
		2/FcL	μs	Operating at $F_{\text{CL}}=32.768\ \text{kHz}$ $t_{\text{inst}}=61.036\ \mu\text{s}$

(5) Serial I/O Timing

(Vcc = 3.0 V, AVss = Vss = 0 V, T_A = -40 °C to +85 °C)

Parameter	Symbol	Pin name	e Condition		Value		Remarks
Faiametei	Symbol Fin hame		Condition	Min	Max	Unit	Remains
Serial clock cycle time	t scyc	SCK, UCK		2 tinst		μs	
SCK↓→SO	t slov	SCK, SO, UCK, UO	Internal clock	-200	+200	ns	
Valid SI→SCK↑	tıvsн	SI, SCK, UI, UCK	operation	200		ns	
$SCK^{\uparrow} \rightarrow valid SI hold time$	tsнix	SCK, SI, UCK, UI		200		ns	
Serial clock "H" pulse width	t s∺s∟	SCK, UCK		1 tinst		μs	
ÉSerial clock "L" pulse width	tslsh	30K, 00K	External	1 tinst		μs	
SCK↓→SO time	t slov	SCK, SO, UCK, UO	clock	0	200	ns	
Valid SI→SCK↑	t ivsh	SI, SCK, UI, UCK	operation	200		ns	
$SCK^{\uparrow} \to valid SI hold time$	t shix	SCK, SI, UCK, UI		200		ns	


Note : For tinst see " (4) Instruction Cycle".



(6) Peripheral Input Timing

Parameter	Symbol	Pin name	Condition	Val	ue	Unit	Remarks
	Symbol	Fill lidille	Condition	Min	Max	Unit	
Peripheral input "H" level pulse width 1	tı∟ıнı	INT10 to INT13, INT20 to INT27,	_	2 tinst	—	μs	
Peripheral input "L" level pulse width 1	tıнı∟ı	EC, PWC, PWCK		2 tinst		μs	
Peripheral input "H" level pulse width 2	tiliH2	ADST	_	2 ⁸ t _{inst}	_	μs	
Peripheral input "L" level pulse width 2	tıhıl2	7031		2 ⁸ t _{inst}		μs	

Note : For tinst see " (4) Instruction Cycle".



(7) I²C Timing

 $(V_{CC} = 3.0 \text{ V}, \text{ AVss} = \text{Vss} = 0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Paramatar	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	name	Condition	Min	Max	Unit	Remarks
Start condition output	t sta	SCL SDA	_	$\begin{array}{c} 1 \ / \ 4 \ t_{inst} \times \\ m \times n - 20 \end{array}$	$\begin{array}{c} 1 \; / \; 4 \; t_{inst} \times \\ m \times n + 20 \end{array}$	ns	Master only
Stop condition output	tsто	SCL SDA	_	$\begin{array}{c} 1 \ / \ 4 \ t_{inst} \times \\ (m \times n + 8) \ - 20 \end{array}$	$\begin{array}{c} 1 \ / \ 4 \ t_{inst} \times \\ (m \times n + 8) \ + 20 \end{array}$	ns	Master only
Start condition detection	t sta	SCL SDA		$1 / 4 t_{inst} \times 6 + 40$		ns	
Stop condition detection	tsто	SCL SDA		$1 / 4 t_{inst} \times 6 + 40$		ns	
Restart condition output	t stasu	SCL SDA		$\begin{array}{c} 1 \ / \ 4 \ t_{inst} \times \\ (m \times n + 8) \ - 20 \end{array}$	$\begin{array}{c} 1 \ / \ 4 \ t_{inst} \times \\ (m \times n + 8) \ + 20 \end{array}$	ns	Master only
Restart condition detection	t stasu	SCL SDA	_	$1 / 4 t_{inst} \times 4 + 40$		ns	
SCL output "L" width	t∟ow	SCL	_	$\begin{array}{c} 1 \ / \ 4 \ t_{inst} \times \\ m \times n - 20 \end{array}$	$\begin{array}{c} 1 \ / \ 4 \ t_{inst} \times \\ m \times n + 20 \end{array}$	ns	Master only
SCL output "H" width	t high	SCL	_	$\begin{array}{c} 1 \ / \ 4 \ t_{inst} \times \\ (m \times n + 8) \ - 20 \end{array}$	$\begin{array}{c} 1 \ / \ 4 \ t_{inst} \times \\ (m \times n + 8) \ + \ 20 \end{array}$	ns	Master only
SDA output delay time	t⊳o	SDA	—	$1 / 4 t_{inst} imes 4 - 20$	$1 \ / \ 4 \ t_{\text{inst}} \times 4 + 20$	ns	
Setup after SDA output interrupt interval	tDOSU	SDA	—	$1 / 4 t_{inst} \times 4 - 20$	_	ns	
SCL input "L" width	t∟ow	SCL		$1 / 4 t_{\text{inst}} \times 6 + 40$	—	ns	
SCL input "H" width	t high	SCL		$1 / 4 t_{inst} \times 2 + 40$	—	ns	
SDA input setup	t su	SDA		40		ns	
SDA input hold	tно	SDA		0		ns	


Notes : • For tinst see " (4) Instruction Cycle".

• The value "m" in the above table is the value from the shift clock frequency setting bits (CS4-CS3) in the clock control register "ICCR". For details, refer to the register description in the hardware manual.

• The value 'n' in the above table is the value from the shift clock frequency setting bits (CS2-CS0) in the clock control register "ICCR". For details, refer to the register description in the hardware manual.

• tDOSU appears when the interrupt period is longer than the SCL "L" width.

• The rated values for SDA and SCL assume a start up time of 0 ns.



5. A/D Converter Electrical Characteristics

(1) MB89537/538/537C/538C

(Vcc = 2.4 V to 3.6 V, AVss = Vss = 0 V, $T_A = -40$ °C to +85 °C)

Paramotor	Parameter Symbol Pin name		Condition	Value			Unit	Remarks
Faiailletei			Condition	Min	Тур	Max	Unit	Rellidiks
Resolution capability						10	bit	
Total error				—	—	±3.0	LSB	
Linear error						±2.5	LSB	
Differential linear error						±1.9	LSB	
Zero transition voltage	Vот		AVR = AVcc	AVss-1.5 LSB	AVss+0.5 LSB	AVss+2.5 LSB	mV	AVcc = Vcc
Full scale transition voltage	Vfst			AVR – 3.5 LSB	AVR – 1.5 LSB	AVR+1.5 LSB	mV	
Inter-channel variation						4.0	LSB	
Conversion time]				60 tinst	_	μs	*
Sampling time					16 t _{inst}		μs	
Analog input current	Iain	AN0 to				10	μΑ	
Analog input voltage	VAIN	AN7		AVss		AVR	V	
Reference voltage				AVss + 2.4	_	AVcc	V	
Reference voltage	IR	AVR	A/D running		200		μA	
supply current	IRH	1	A/D off			5	μA	

* : Includes sampling time

(2) MB89F538L

 $(V_{CC} = 2.4 \text{ V to } 3.6 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = 0 \text{ V}, \text{ } \text{T}_{\text{A}} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol Pin nai	Din namo	name Condition	Value			Unit	Remarks
Falameter	Symbol		Condition	Min	Тур	Typ Max		Remains
Resolution capability				—	—	10	bit	
Total error				—	_	±3.0	LSB	
Linear error				_	_	±2.5	LSB	
Differential linear error						±1.9	LSB	
Zero transition voltage	Vот		AVR = AVcc	AVss-1.5 LSB	AV _{ss} +0.5 LSB	AV _{ss} +2.5 LSB	mV	AVcc = Vcc
Full scale transition voltage	Vfst			AVR – 3.5 LSB	AVR – 1.5 LSB	AVR+1.5 LSB	mV	
Inter-channel variation					—	4.0	LSB	
Conversion time					60 tinst	_	μs	*
Sampling time					16 t _{inst}	_	μs	
Analog input current	Iain	AN0 to				10	μA	
Analog input voltage	VAIN	AN7		0		AVR	V	
Reference voltage				AVss + 2.4	—	AVcc	V	
Reference voltage	IR	AVR	A/D running		200		μA	
supply current	IRH		A/D off			5	μA	

* : Includes sampling time

(3) MB89P538/PV530

$(V_{cc} = 2.4 \text{ V to } 3.6 \text{ V}, \text{ AV}_{ss} = \text{V}_{ss} = 0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$								
Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
Farameter				Min	Тур	Max	Unit	itema ka
Resolution capability			_	—	—	10	bit	
Total error						±3.0	LSB	AVcc = Vcc
Linear error				—	—	±2.5	LSB	
Differential linear error				—	—	±1.9	LSB	
Zero transition voltage	Vот		AVR = AVcc	AVss-1.5 LSB	AV _{ss} +0.5 LSB	AV _{SS} +2.5 LSB	mV	
Full scale transition voltage	Vfst			AVR-3.5 LSB	AVR – 1.5 LSB	AVR+1.5 LSB	mV	
Inter-channel variation				—	—	4.0	LSB	
Conversion time				—	60 t _{inst}	—	μs	*
Sampling time					16 t _{inst}	—	μs	
Analog input current	lain	AN0 to		—	—	10	μΑ	
Analog input voltage	VAIN	AN7		0	—	AVR	V	
Reference voltage	_			AVss + 3.5	—	AVcc	V	
Reference voltage	IR	AVR	A/D running		400		μΑ	
supply current	IRH	<u> </u>	A/D off			5	μΑ	

* : Includes sampling time

(4) A/D Converter Terms and Definitions

Resolution


The level of analog variation that can be distinguished by the A/D converter.

• Linear error (unit : LSB)

The deviation between the value along a straight line connecting the zero transition point ("00 0000 0000" $\leftarrow \rightarrow$ "00 0000 0001") of a device and the full-scale transition point ("11 1111 1110" $\leftarrow \rightarrow$ "11 1111 1111"), compared with the actual conversion values obtained.

• Differential linear error (Unit : LSB)


The deviation from the theoretical input voltage required to produce a change of 1 LSB in output code. • Total error (Unit : LSB)



The difference between theoretical conversion value and actual conversion value.

(Continued)







(5) Precautionary Information

• Input Impedance of Analog Input Pins

The A/D converter has a sample & hold circuit as shown below, which uses a sample-and-hold capacitor to obtain the voltage at the analog input pin for 8 instruction cycles following the start of A/D conversion. For this reason if the external circuits providing the analog input signal have high output impedance, the analog input voltage may not stabilize within the analog input sampling time. It is therefore recommended that the output impedance of external circuits be reduced to 10 k Ω or less.





About error

The smaller the absolute value |AVR - AVss| is, the greater the relative error becomes.

6. Flash Memory


• Flash memory programming/erase characteristics

Parameter		Conditions		Value	Unit	Remarks	
	Parameter		Min	Тур	Мах	Unit	Neillai KS
Sector erase time	Per 1 sector, Constant value inde- pendent with sector ca- pacitance	T _A = +25 °C,	_	1	15	S	*
Program- ming time	Per 1 byte	$V_{cc} = 3.3 V$		8	3600	μs	
Chip erase time			_	5		S	*
Program/Erase cycle			10,000	—	_	cycle	


*: Excludes internal programming time before erase.


EXAMPLE CHARACTERISTICS


(1) Power Supply Current (External Clock)




(2) "H" Level Input Voltage/ "L" Level Input Voltage (CMOS Input)









(4) AD Converter Characteristic Example

■ MASK OPTIONS

No	Part number	MB89537 MB89537C MB89538 MB89538C	MB89F538L-101 MB89F538L-201	MB89P538-101 MB89P538-201	MB89PV530-101 MB89PV530-201	
	Method of specification	Specify at time of mask order	Setting not possible	Setting not possible	Setting not possible	
1	$\label{eq:main_clock} \begin{split} \text{Main clock} \\ \text{Select oscillator} \\ \text{stabilization wait period} \\ & (F_{\text{CH}} * = 10 \text{ MHz}) \\ \text{approx.} 2^{14} / F_{\text{CH}} * \\ & (\text{approx.} 1.6 \text{ ms}) \\ \text{approx.} 2^{17} / F_{\text{CH}} * \\ & (\text{approx.} 13.1 \text{ ms}) \\ \text{approx.} 2^{18} / F_{\text{CH}} * \\ & (\text{approx.} 26.2 \text{ ms}) \end{split}$	Selection available	2 ¹⁸ /F _{CH} * (approx. 26.2 ms)	2 ¹⁸ /F _{CH} * (approx. 26.2 ms)	2 ¹⁸ /F _{CH} * (approx. 26.2 ms)	
2	Clock mode selection • 2-system clock mode • 1-system clock mode	Selection available	tion available • 101 : 1-system clock mode • 201 : 2-system clock mode			

* : Fcн : Main clock frequency


■ ORDERING INFORMATION


Part number	Package	Remarks
MB89537P MB89537CP MB89538P MB89538CP MB89F538L-101P MB89F538L-201P MB89P538-101P MB89P538-201P	DIP-64P-M01	MB89537P and MB89538P do not have I ² C functions.
MB89537PF MB89537CPF MB89538PF MB89538CPF MB89F538L-101PF MB89F538L-201PF MB89P538-101PF MB89P538-201PF	FPT-64P-M06	MB89537PF and MB89538PF do not have I ² C functions.
MB89537PFM MB89537CPFM MB89538PFM MB89538CPFM MB89F538L-101PFM MB89F538L-201PFM MB89P538-101PFM MB89P538-201PFM	FPT-64P-M09	MB89537PFM and MB89538PFM do not have I ² C functions.
MB89537PFV MB89537CPFV MB89538PFV MB89538CPFV	FPT-64P-M03	MB89537PFV and MB89538PFV do not have I ² C functions.
MB89F538L-101PV4 MB89F538L-201PV4	LCC-64P-M19	
MB89F538-101PV* MB89F538-201PV*	LCC-64P-M16*	
MB89PV530C-101 MB89PV530C-201	MDP-64C-P02	
MB89PV530CF-101 MB89PV530CF-201	MQP-64C-P01	

* : Only for ES


■ PACKAGE DIMENSIONS 64-pin, Plastic SH-DIP Note: Pins width and pins thickness include plating thickness. (DIP-64P-M01) 58.00 +0.22 (2.283 +.009 -.022) INDEX-1 17.00±0.25 (.669±.010) INDEX-2 $\frac{4.95 \substack{+0.70 \\ -0.20}}{(.195 \substack{+.028 \\ -.008})}$ 0.70 +0.50 -0.19 (.028 +.020) $\|$ 0.27±0.10 $\frac{3.30 \stackrel{+0.20}{_{-0.30}}}{(.130 \stackrel{+.008}{_{-.012}})}$ (.011±.004) 19.05(.750) 1.778(.0700) 1.00 +0.50 1.378 +0.40 0.47±0.10 (.019±.004) ⊕ 0.25(.010) ₪ 0~15° (.039 +.020) (.0543 +.016) © 2001 FUJITSU LIMITED D64001S-c-4-5 Dimensions in mm (inches). Note: The values in parentheses are reference values


(Continued)






(Continued)







(Continued)



(Continued)



(Continued)



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0303 © FUJITSU LIMITED Printed in Japan