## 8-bit Proprietary Microcontroller

CMOS

## F²MC-8L MB89870 Series

## MB89875/P875/PV870

## ■ DESCRIPTION

The MB89870 series is a line of single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such as dual-clock control system, five operating speed control stages, timers, a PWM timer, a serial interface, an A/D converter, an external interrupt, an LCD controller/ driver, and a watch prescaler.

## ■ FEATURES

- $F^{2}$ MC-8L family CPU core
- Dual-clock control system
- Maximum memory space: 64 Kbytes
- Minimum execution time: $0.4 \mu \mathrm{~s} / 10 \mathrm{MHz}$
- Interrupt processing time: $3.6 \mu \mathrm{~s} / 10 \mathrm{MHz}$
- I/O ports: max. 45 channels
- 21-bit timebase timer
- 8 -bit PWM timer: 1 channel, 1 output channel
- 8/16-bit timer/counter: 2 channels ( 16 bits $\times 1$ channel)
- 8 -bit serial I/O: 1 channel
- 10 -bit A/D converter: 8 channels
- OP amp: 4 channels
- External interrupt (wake-up function): 8 channels
(Continued)


## PACKAGE

80-pin Plastic LQFP
(FPT-80P-M05)
(FPT-80P-M06)
(MQP-80C-P01)

## MB89870 Series

## (Continued)

- Watch prescaler (15 bits)
- LCD controller/driver: 16 to 24 segments $\times 2$ to 4 commons
- Power-on reset function
- Low-power consumption modes (subclock mode, watch mode, sleep mode, and stop mode)
- LQFP-80 (0.50-mm pitch) and QFP-80 (0.80-mm pitch) package


## PRODUCT LINEUP

| Part number <br> Parameter | MB89875 | MB89P875 | MB89PV870 |
| :---: | :---: | :---: | :---: |
| Classification | Mass production product (mask ROM product) | One-time PROM product | Piggyback/evaluation product (for development) |
| ROM size | $16 \mathrm{~K} \times 8$ bits (internal mask ROM) | $\begin{gathered} 16 \mathrm{~K} \times 8 \text { bits } \\ \text { (internal PROM) } \end{gathered}$ | $32 \mathrm{~K} \times 8$ bits (external ROM) |
| RAM size | $512 \times 8$ bits |  | $1 \mathrm{~K} \times 8$ bits |
| LCD display RAM | $12 \times 8$ bits |  |  |
| CPU functions | Number of instructions: 136 <br> Instruction bit length: 8 bits <br> Instruction length: 1 to 3 bytes <br> Data bit length: $1,8,16$ bits <br> Minimum execution time: $0.4 \mu \mathrm{~s} / 10 \mathrm{MHz}$ to $6.4 \mu \mathrm{~s} / 10 \mathrm{MHz}, 61.0 \mu \mathrm{~s} / 32.768 \mathrm{kHz}$ <br> Interrupt processing time: $3.6 \mu \mathrm{~s} / 10 \mathrm{MHz}$ to $57.6 \mu \mathrm{~s} / 10 \mathrm{MHz}, 549.3 \mu \mathrm{~s} / 32.768 \mathrm{kHz}$ |  |  |
| Ports | General-purpose I/O ports (CMOS): 45 ( 42 ports also serve as peripherals and 8 ports are also an N-ch open-drain type.) |  |  |
| 8-bit PWM timer | 8-bit interval timer operation (square output capable, operating clock cycle: $0.4 \mu \mathrm{~s}$ to 3.3 ms$) \times 1$ channel 7/8-bit resolution PWM operation (conversion cycle: $51.2 \mu \mathrm{~s}$ to 839 ms ) $\times 1$ channel |  |  |
| Timers | 8-bit timer operation (operating clock cycle) $\times 2$ channels 16 -bit timer operation (operating clock cycle) $\times 1$ channel |  |  |
| 8-bit Serial I/O | 8 bitsLSB first/MSB first selectableOne clock selectable from four operation clocks(one external shift clock, three internal shift clocks: $0.8 \mu \mathrm{~s}, 3.2 \mu \mathrm{~s}, 12.8 \mu \mathrm{~s}$ ) |  |  |
| LCD controller | 24 segments $\times 4$ commons |  |  |
| 10-bit A/D converter | 10-bit resolution $\times 8$ channels <br> A/D conversion mode (conversion time: $13.2 \mu \mathrm{~s}$ ) Sense mode (conversion time: $7.2 \mu \mathrm{~s}$ ) |  |  |
| OP amps | 4 channels <br> The output can be used for A/D converter input. |  |  |

(Continued)

## MB89870 Series

(Continued)

| $\begin{array}{\|l\|} \hline \text { Part number } \\ \text { Parameter } \\ \hline \end{array}$ | MB89875 | MB89P875 | MB89PV870 |
| :---: | :---: | :---: | :---: |
| External interrupt | 8 independent channels (edge selection, interrupt vector, and source flag) <br> Rising edge/falling edge selectable (4 channels) <br> Rising edge/falling edge/both edges selectable (4 channels) <br> Used also for wake-up from stop/sleep mode (Edge detection is also permitted in stop mode.) |  |  |
| Low-power Consumption (Standby mode) | Subclock mode, sleep mode, watch mode, and stop mode |  |  |
| Process | CMOS |  |  |
| Operating voltage* | 2.2 V to 6.0 V | 2.7 V to 6.0 V |  |
| EPROM for use |  |  | MBM27C256A-20TV |

* : Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.")

PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB89875 <br> MB89P875 | MB89PV870 |
| :--- | :---: | :---: |
| FPT-80P-M05 | $\bigcirc$ | $\times$ |
| FPT-80P-M06 | $\bigcirc$ | $\times$ |
| MQP-80C-P01 | $\times$ | $\bigcirc$ |

$\bigcirc$ : Available $\quad \times$ : Not available
Note: For more information about each package, see section "■ Package Dimensions."

## MB89870 Series

## DIFFERENCES AMONG PRODUCTS

## 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89PV870, the program area starts from address 8006н but on the MB89P875 and MB89875 starts from 8000н.
(On the MB89P875, addresses BFF0н to BFF6н comprise the option setting area, option settings can be read by reading these addresses. On the MB89PV870 and MB89875, addresses 8000 H to 8006 H could also be used as a program ROM. However, do not use these addresses in order to maintain compatibility of the MB89P875.)


## 2. Current Consumption

- In the case of the MB89PV870, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.
However, the current consumption in sleep/stop modes is the same. (For more information, see sections "■ Electrical Characteristics" and "■ Example Characteristics.")


## 3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product.
Before using options check section " $\square$ Mask Options."
Take particular care on the following points:

- A pull-up resistor cannot be selectable for P30 to P37 if they are used as the analog input pin for an A/D converter.
- A pull-up resistor cannot be selectable for P10 to P17, and P34 to P37 if an OP amp is used.
- A pull-up resistor is not selectable for P40 to P47 and P23, P24 if they are used as LCD pins.
- Options are fixed on the MB89PV870.


## MB89870 Series

## PIN ASSIGNMENT

(Top view)

(FPT-80P-M05)

## MB89870 Series

(Top view)

(FPT-80P-M06)

## MB89870 Series

(Top view)

(MQP-80C-P01)

- Pin assignment on package top (MB89PV870 only)

| Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 81 | N.C. | 89 | A2 | 97 | N.C. | 105 | $\overline{\text { OE }}$ |
| 82 | VPP $^{2}$ | 90 | A1 | 98 | O4 | 106 | N.C. |
| 83 | A12 | 91 | A0 | 99 | O5 | 107 | A11 |
| 84 | A7 | 92 | N.C. | 100 | O6 | 108 | A9 |
| 85 | A6 | 93 | O1 | 101 | O7 | 109 | A8 |
| 86 | A5 | 94 | O2 | 102 | O8 | 110 | A13 |
| 87 | A4 | 95 | O3 | 103 | $\overline{\text { CE }}$ | 111 | A14 |
| 88 | A3 | 96 | Vss | 104 | A10 | 112 | Vcc |

N.C.: Internally connected. Do not use.

## MB89870 Series

## PIN DESCRIPTION

| Pin no. |  | Pin name | Circuit | Function |
| :---: | :---: | :---: | :---: | :---: |
| LQFP ${ }^{+1}$ | $\begin{aligned} & \text { QFP'}^{2} \\ & \text { MQFP }^{2} \end{aligned}$ |  |  |  |
| 15 | 17 | X1 | A | Main clock crystal oscillator pins (max. 10 MHz ) |
| 16 | 18 | X0 |  |  |
| 44 | 46 | X0A | B | Subclock crystal oscillator pins ( 32.768 kHz ) |
| 45 | 47 | X1A |  |  |
| 17 | 19 | MOD1 | C | Operating mode selection pins Connect to Vss (GND) when using. |
| 18 | 20 | MOD0 |  |  |
| 19 | 21 | RST | J | Reset I/O pin <br> " L " is output from this pin by an internal source. <br> The internal circuit is initialized by the input of " L ". |
| 20 to 27 | 22 to 29 | P00/INT0 to P07/INT7 | D | General-purpose I/O ports <br> Also serve as an external interrupt input (wake-up function). <br> External interrupt input is hysteresis input. |
| $\begin{aligned} & 28, \\ & 29, \\ & 30, \\ & 31, \\ & 32, \\ & 33, \\ & 34, \\ & 35 \end{aligned}$ | $\begin{aligned} & 30, \\ & 31, \\ & 32, \\ & 33, \\ & 34, \\ & 35, \\ & 36, \\ & 37 \end{aligned}$ | P10/INO-, P11/INO+, P12/IN1-, P13/IN1+, P14/IN2-, P15/IN2+, P16/IN3-, P17/IN3+ | E | General-purpose I/O ports Also serve as the input for the OP amp |
| 46 to 48 | 48 to 50 | P20 to P22 | F | General-purpose I/O ports |
| 6 to 9 | 8 to 11 | P30/ANO to P33/AN3 | E | General-purpose I/O ports Also serve as the input for the A/D converter. |
| 10 to 14 | 12 to 16 | P34/AN4/OUT0 to P37/AN7/OUT3 | G | General-purpose I/O ports Also serve as the A/D converter input and the output for the OP amp. |
| $\begin{gathered} 75 \text { to } 80, \\ 1,2 \end{gathered}$ | $\begin{gathered} 77 \text { to } 80, \\ 1 \text { to } 4 \end{gathered}$ | P40/SEG16 to P47/SEG23 | H | General-purpose I/O ports <br> Also serve as an LCD controller/driver segment output. |
| 36 | 38 | P50/PWM | F | General-purpose I/O port <br> The output type can be switched between N -ch open-drain and CMOS. Also serves as an 8-bit PWM timer. |
| $\begin{aligned} & 37, \\ & 38, \\ & 39 \end{aligned}$ | $\begin{aligned} & 39, \\ & 40, \\ & 41 \end{aligned}$ | $\begin{aligned} & \text { P51/TO2, } \\ & \text { P52/TO1, } \\ & \text { P53/EC } \end{aligned}$ | F | General-purpose I/O ports <br> The output type can be switched between N-ch open-drain and CMOS. Also serves as an 8/16-bit timer/counter. |

*1: FPT-80P-M05
(Continued)
*2: FPT-80P-M06
*3: MQP-80C-P01

## MB89870 Series

(Continued)

| Pin no. |  | Pin name | $\underset{\text { type }}{\text { Circuit }}$ | Function |
| :---: | :---: | :---: | :---: | :---: |
| LQFP*1 | $\begin{aligned} & \text { QFP'2 }^{\text {MQFP }} \end{aligned}$ |  |  |  |
| 40 | 42 | P54/BUZ | F | General-purpose I/O port <br> The output type can be switched between N-ch open-drain and CMOS. Also serves as a buzzer output. |
| $\begin{aligned} & 41, \\ & 42, \\ & 43 \end{aligned}$ | $\begin{aligned} & 43, \\ & 44, \\ & 45 \end{aligned}$ | $\begin{aligned} & \text { P55/SI, } \\ & \text { P56/SO, } \\ & \text { P57/SCK } \end{aligned}$ | F | General-purpose I/O ports <br> The output type can be switched between N -ch open-drain and CMOS. Also serve as an 8-bit serial I/O. |
| 59 to 74 | 61 to 76 | SEG15 to SEG0 | I | LCD controller/driver segment output pins |
| 58, $57$ | $\begin{aligned} & 60, \\ & 59 \end{aligned}$ | $\begin{aligned} & \text { COMO, } \\ & \text { COM1 } \end{aligned}$ | I | LCD controller/driver common output pins |
| $\begin{aligned} & 56, \\ & 55 \end{aligned}$ | $\begin{aligned} & 58, \\ & 57 \end{aligned}$ | COM2/P24, COM3/P23 | H | LCD controller/driver common output pins These pins can be used as general-purpose I/O ports when they are not used as common output pins. |
| 50 to 54 | 52 to 56 | V3 to V0 | - | LCD driving power supply pins |
| 5 | 7 | AV ${ }_{\text {cc }}$ | - | A/D converter and OP amp power supply pin |
| 4 | 6 | AVR | - | A/D converter reference voltage input pin |
| 3 | 5 | AVss | - | A/D converter and OP amp power supply (GND) pin |
| 53 | 55 | Vcc | - | Power supply pin |
| $\begin{aligned} & 13, \\ & 49 \end{aligned}$ | $\begin{aligned} & 15, \\ & 51 \end{aligned}$ | Vss | - | Power supply (GND) pins |

*1: FPT-80P-M05
*2: FPT-80P-M06
*3: MQP-80C-P01

## MB89870 Series

- External EPROM pins (MB89PV870 only)

| Pin no. | Pin name | I/O | Function |
| :---: | :---: | :---: | :---: |
| 82 | Vpp | 0 | "H" level output pin |
| $\begin{aligned} & 83 \\ & 84 \\ & 85 \\ & 86 \\ & 87 \\ & 88 \\ & 89 \\ & 90 \\ & 91 \end{aligned}$ | A12 <br> A7 <br> A6 <br> A5 <br> A4 <br> A3 <br> A2 <br> A1 <br> A0 | 0 | Address output pins |
| $\begin{aligned} & 93 \\ & 94 \\ & 95 \end{aligned}$ | $\begin{aligned} & \mathrm{O} 1 \\ & \mathrm{O} 2 \\ & \mathrm{O} 3 \end{aligned}$ | 1 | Data input pins |
| 96 | Vss | 0 | Power supply (GND) pin |
| $\begin{gathered} 98 \\ 99 \\ 100 \\ 101 \\ 102 \end{gathered}$ | O4 O5 06 07 08 | 1 | Data input pins |
| 103 | $\overline{\mathrm{CE}}$ | 0 | ROM chip enable pin Outputs "H" during standby. |
| 104 | A10 | 0 | Address output pin |
| 105 | OE | 0 | ROM output enable pin Outputs " L " at all times. |
| $\begin{aligned} & 107 \\ & 108 \\ & 109 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { A11 } \\ & \text { A9 } \\ & \text { A8 } \end{aligned}$ | 0 | Address output pins |
| 110 | A13 | 0 |  |
| 111 | A14 | 0 |  |
| 112 | Vcc | O | EPROM power supply pin |
| $\begin{gathered} 81 \\ 92 \\ 97 \\ 106 \end{gathered}$ | N.C. | - | Internally connected pins Be sure to leave them open. |

## MB89870 Series

## I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | Main clock <br> - At an oscillation feedback resistor of approximately $1 \mathrm{M} \Omega / 5.0 \mathrm{~V}$ |
| B |  | Subclock <br> - At an oscillation feedback resistor of approximately 4.5 M $\Omega / 5.0 \mathrm{~V}$ |
| C | (1) | - CMOS hysteresis input |
| D |  | - CMOS I/O (when selected as general-purpose ports) <br> - Hysteresis input (when selected as an external interrupt input) <br> - Pull-up resistor optional at approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ |
| E |  | - Analog input <br> - CMOS I/O (when selected as general-purpose ports) <br> - Pull-up resistor optional at approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ |

(Continued)

## MB89870 Series

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| F |  | - CMOS I/O (when selected as general-purpose ports) <br> - P50 to P57 are output only and can be switched between CMOS output and N-ch open-drain output. <br> - Pull-up resistor optional at approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ |
| G |  | - Analog input <br> - Analog output <br> - CMOS I/O (when selected as general-purpose ports) <br> - Pull-up resistor optional at approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ |
| H |  | - LCD controller/driver output <br> - CMOS I/O (when selected as general-purpose ports) <br> - Pull-up resistor optional at approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ |
| I |  | - LCD controller/driver output |
| J |  | - At an output pull-up resistor (P-ch) of approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ <br> - CMOS hysteresis input |

## MB89870 Series

## - HANDLING DEVICES

## 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than $\mathrm{V}_{\mathrm{cc}}$ or lower than $\mathrm{V}_{\mathrm{ss}}$ is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.
When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.
Also, take care to prevent the analog power supply ( AVcc and AVR ) and analog input from exceeding the digital power supply ( V cc) when the analog system power supply is turned on and off.

## 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

## 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be $\mathrm{AV} \mathrm{cc}=\mathrm{DAVC}=\mathrm{Vcc}$ and $\mathrm{AVss}=\mathrm{AVR}=\mathrm{Vss}$ even if the $\mathrm{A} / \mathrm{D}$ and $\mathrm{D} / \mathrm{A}$ converters are not in use .

## 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

## 5. Power Supply Voltage Fluctuations

Although $V_{c c}$ power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that $\mathrm{V}_{\mathrm{cc}}$ ripple fluctuations ( $\mathrm{P}-\mathrm{P}$ value) will be less than $10 \%$ of the standard $\mathrm{V}_{\mathrm{cc}}$ value at the commercial frequency ( 50 to 60 Hz ) and the transient fluctuation rate will be less than $0.1 \mathrm{~V} / \mathrm{ms}$ at the time of a momentary fluctuation such as when power is switched.

## 6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and wake-up from stop mode.

## MB89870 Series

## PROGRAMMING TO THE EPROM ON THE MB89P875

The MB89P875 is an OTPROM version of the MB89870 series.

## 1. Features

- 16-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)


## 2. Memory Space

Memory space in each mode such as 16-Kbyte PROM, option area is diagrammed below.


## 3. Programming to the EPROM

In EPROM mode, the MB89P875 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter. When the operating ROM area for a single chip is 16 Kbytes (C000H to FFFFH) the PROM can be programmed as follows:

- Programming procedure
(1) Set the EPROM programmer to the MBM27C256A.
(2) Load program data into the EPROM programmer at 4000н to 7 FFFн (note that addresses C 000 н to FFFF н while operating as a single chip assign to 4000 н to 7 FFFн in EPROM mode). Load option data into addresses 3FFOH to 3FF6н of the EPROM programmer. (For information about each corresponding option, see "7. Setting OTPROM Options.")
(3) Program to 3 FFOH to 7 FFFн with the EPROM programmer.


## MB89870 Series

## 4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.


## 5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of $100 \%$ cannot be assured at all times.

## 6. EPROM Programmer Socket Adapter

| Part No. | Package | Compatible socket adapter Sun Hayato Co., Ltd. | Recommended programmer manufacturer and programmer name |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Minato Electronics Inc. | Advantest Corp. |
|  |  |  | 1890A | R4945A |
| MB89P875PFV | LQFP-80 | ROM-80SQF-28DP-8L | Recommended | Recommended |
| MB89P875PF | QFP-80 | ROM-80QF-28DP-8L3 | Recommended | Recommended |

Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403
FAX (81)-3-5396-9106
Minato Electronics Inc.: TEL: USA (1)-916-348-6066
Advantest Corp.: TEL: Except JAPAN (81)-3-3930-4111

## MB89870 Series

## 7. Setting OTPROM Options

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

- OTPROM option bit map

| Address | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3FFOH | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Single/dualclock system 1: Dual clock 0 : Single clock | Reset pin output <br> 1: Yes <br> 0 : No | Power-on reset <br> 1: Yes <br> 0 : No | Oscillation stabilization time |  |
|  |  |  |  |  |  |  | $\begin{aligned} & \text { 00: } 2^{18 / F_{C H}} \\ & 01: 2^{17} / \mathrm{F}_{\mathrm{CH}} \end{aligned}$ | $\begin{aligned} & 10: 2^{13 /} / \mathrm{FcH} \\ & 11: 0 \end{aligned}$ |
| 3FF1н | $\begin{aligned} & \text { P07 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { P06 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { P05 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { P04 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { P03 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { P02 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | P01 <br> Pull-up <br> 1: No <br> 0 : Yes | $\begin{aligned} & \text { P00 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ |
| 3FF2н | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | $\begin{aligned} & \text { P44 to P47 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ | $\begin{aligned} & \text { P40 to P43 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ | $\begin{aligned} & \text { P16, P17 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { P14, P15 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0 \text { : Yes } \end{aligned}$ | $\begin{aligned} & \text { P12, P13 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ | $\begin{aligned} & \text { P10, P11 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ |
| 3FF3н | P37 Pull-up 1: No 0 : Yes | P36 Pull-up 1: No 0 : Yes | P35 Pull-up 1: No 0: Yes | P34 Pull-up 1: No 0 : Yes | P33 <br> Pull-up <br> 1: No <br> 0: Yes | P32 Pull-up 1: No 0: Yes | P31 Pull-up 1: No 0: Yes | P30 Pull-up 1: No 0 : Yes |
| 3FF4н | $\begin{aligned} & \text { P57 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { P56 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ | $\begin{aligned} & \text { P55 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ | P54 Pull-up 1: No 0: Yes | $\begin{aligned} & \text { P53 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { P52 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | P51 <br> Pull-up <br> 1: No <br> 0: Yes | $\begin{aligned} & \text { P50 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ |
| 3FF5 ${ }^{\text {H }}$ | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | P24 Pull-up 1: No 0: Yes | $\begin{aligned} & \text { P23 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ | $\begin{aligned} & \text { P22 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | P21 <br> Pull-up <br> 1: No <br> 0 : Yes | $\begin{aligned} & \text { P20 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ |
| 3FF6н | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Reserved bit <br> Readable and writable |

Note: Each bit is set to ' 1 ' as the initialized value.

## PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TV

## 2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

| Package | Compatible socket part number |
| :--- | :---: |
| LCC-32 (Rectangle) | ROM-32LC-28DP-YG |
| LCC-32 (Square) | ROM-32LC-28DP-S |

Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403
FAX (81)-3-5396-9106

## 3. Memory Space

Memory space in 32-Kbyte PROM is diagrammed below.


## 4. Programming to the EPROM

(1) Set the EPROM programmer to the MBM27C256A.
(2) Load program data into the EPROM programmer at 0006н to 7 FFF н.
(3) Program to 0000 to 7 7FFF with the EPROM programmer.

## MB89870 Series

## BLOCK DIAGRAM



## MB89870 Series

## CPU CORE

## 1. Memory Space

The microcontrollers of the MB89870 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89870 series is structured as illustrated below.

## - Memory Space



## MB89870 Series

## 2. Registers

The F ${ }^{2}$ MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating instruction storage positions
Accumulator (A):
A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8 -bit data processing instruction, the lower byte is used.
Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.
Index register (IX):
Extra pointer (EP):
A 16-bit register for index modification

Stack pointer (SP):
Program status (PS):
A 16-bit pointer for indicating a memory address
A 16-bit register for indicating a stack area
A 16-bit register for storing a register pointer, a condition code


The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)

## - Structure of the Program Status Register



## MB89870 Series

The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

- Rule for Conversion of Actual Addresses of the General-purpose Register Area


The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set to ' 1 ' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to ' 0 ' otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is enabled when this flag is set to ' 1 '. Interrupt is disabled when the flag is cleared to ' 0 '. Cleared to ' 0 ' at the reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | ILO | Interrupt level | High-low |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | High |
| 0 | 1 |  |  |
| 1 | 0 | 2 |  |
| 1 | 1 | 3 | Low |

$N$-flag: Set to ' 1 ' if the MSB becomes to ' 1 ' as the result of an arithmetic operation. Cleared to ' 0 ' when the bit is cleared to ' 0 '.

Z-flag: Set to ' 1 ' when an arithmetic operation results in 0 . Cleared otherwise.
V-flag: Set to ' 1 ' if the complement on 2 overflows as a result of an arithmetic operation. Cleared to ' 0 ' if the overflow does not occur.

C-flag: Set to ' 1 ' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to ' 0 ' otherwise. Set to the shift-out value in the case of a shift instruction.

## MB89870 Series

The following general-purpose registers are provided:
General-purpose registers: An 8-bit register for storing data
The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89875 (RAM $512 \times 8$ bits). The bank currently in use is indicated by the register bank pointer (RP).

Note: The number of register banks that can be used varies with the RAM size.

## - Register Bank Configuraiton

This address $=0100 \mathrm{H}+8 \times(R P)$


## MB89870 Series

I/O MAP

| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| 00H | R/W | PDR0 | Port 0 data register |
| 01н | W | DDR0 | Port 0 data direction register |
| 02н | R/W | PDR1 | Port 1 data register |
| 03н | W | DDR1 | Port 1 data direction register |
| 04H | R/W | PDR2 | Port 2 data register |
| 05 H | R/W | DDR2 | Port 2 data direction register |
| 06 |  |  | Vacancy |
| 07 ${ }^{\text {r }}$ | R/W | SCC | System clock control register |
| 08н | R/W | SMC | Standby control register |
| 09н | R/W | WDTE | Watchdog timer control register |
| ОАн | R/W | TBCR | Timebase timer control register |
| OBн | R/W | WCR | Watch prescaler control register |
| $0 \mathrm{CH}_{\mathrm{H}}$ | R/W | PDR3 | Port 3 data register |
| ODH | R/W | DDR3 | Port 3 data direction register |
| ОЕн | R/W | PDR4 | Port 4 data register |
| OFH | R/W | DDR4 | Port 4 data direction register |
| 10 H |  |  | Vacancy |
| 11н |  |  | Vacancy |
| 12H |  |  | Vacancy |
| 13H |  |  | Vacancy |
| 14 H |  |  | Vacancy |
| 15 н |  |  | Vacancy |
| 16 | R/W | PDR5 | Port 5 data register |
| 17\% | R/W | DDR5 | Port 5 data direction register |
| 18H |  |  | Vacancy |
| 19н |  |  | Vacancy |
| $1 \mathrm{AH}^{\text {H}}$ | R/W | CHG5 | Port 5 switching register |
| 1Bн |  |  | Vacancy |
| 1 CH |  |  | Vacancy |
| 1D ${ }_{\text {H }}$ | W | ICR3 | Port 3 input control register |
| $1 \mathrm{E}_{\mathrm{H}}$ | R/W | CNTR | PWM control register |
| 1 FH | W | COMP | PWM compare register |

(Continued)
(Continued)

| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| 20 н |  |  | Vacancy |
| 21H |  |  | Vacancy |
| 22H |  |  | Vacancy |
| 23- |  |  | Vacancy |
| 24 н | R/W | T2CR | Timer 2 control register |
| 25 H | R/W | T1CR | Timer 1 control register |
| 26 H | R/W | T2DR | Timer 2 data register |
| 27 H | R/W | T1DR | Timer 1 data register |
| 28H | R/W | SMR | Serial mode register |
| 29н | R/W | SDR | Serial data register |
| $2 \mathrm{AH}^{\text {H}}$ |  |  | Vacancy |
| 2 BH |  |  | Vacancy |
| 2 CH | R/W | OPC | OP amp control register |
| 2D | R/W | ADC1 | A/D converter control register 1 |
| $2 \mathrm{E}_{\text {н }}$ | R/W | ADC2 | A/D converter control register 2 |
| 2 FH | R/W | ADCH | A/D converter data register H |
| 30н | R/W | ADCL | A/D converter data register L |
| 31н | R/W | EIE1 | External interrupt 1 enable register |
| 32 ${ }^{\text {}}$ | R/W | EIF1 | External interrupt 1 flag register |
| 33- | R/W | EIE2 | External interrupt 2 enable register |
| 34 to 5F\% |  |  | Vacancy |
| 60н to 6Вн | R/W | VRAM | Display data RAM |
| 6С $\mathrm{Cr}_{\text {to }} 6 \mathrm{FH}$ |  |  | Vacancy |
| 70 H | R/W | LCR1 | LCD controller/driver control register 1 |
| 71H | R/W | LCR2 | LCD controller/driver control register 2 |
| 72н to 7Bн |  |  | Vacancy |
| 7 CH | W | ILR1 | Interrupt level setting register 1 |
| 7D | W | ILR2 | Interrupt level setting register 2 |
| 7Ен | W | ILR3 | Interrupt level setting register 3 |
| 7 FH |  |  | Vacancy |

Note: Do not use vacancies.

## MB89870 Series

## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc AVcc | Vss - 0.3 | Vss +7.0 | V | * |
| A/D converter reference input voltage | AVR | Vss - 0.3 | Vss +7.0 | V |  |
| LCD power supply voltage | V0 to V3 | Vss-0.3 | Vss +7.0 | V | V0 to V3 must not exceed Vcc. |
| Input voltage | V | Vss-0.3 | $\mathrm{V} \mathrm{cc}+0.3$ | V |  |
| Output voltage | Vo | Vss-0.3 | $\mathrm{V} \mathrm{cc}+0.3$ | V |  |
| "L" level maximum output current | loL | - | 20 | mA |  |
| "L" level average output current | Iolav | - | 4 | mA | Average value (operating current $\times$ operating rate) |
| "L" level total maximum output current | $\Sigma$ lo | - | 100 | mA |  |
| "L" level total average output current | Elodav | - | 40 | mA | Average value (operating current $\times$ operating rate) |
| "H" level maximum output current | Іон | - | -20 | mA |  |
| "H" level average output current | Iohav | - | -4 | mA | Average value (operating current $\times$ operating rate) |
| " H " level total maximum output current | $\Sigma$ Іон | - | -50 | mA |  |
| " H " level total average output current | $\sum$ lohav | - | -20 | mA | Average value (operating current $\times$ operating rate) |
| Power consumption | Po | - | 300 | mW |  |
| Operating temperature | TA | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

*: Use $A V c c$ and $V_{c c}$ set at the same voltage.
Take care so that AVR does not exceed $A V c c+0.3 \mathrm{~V}$ and $A V c c$ does not exceed $\mathrm{V}_{\mathrm{cc}}$, such as when power is turned on.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## MB89870 Series

## 2. Recommended Operating Conditions

$\left(\mathrm{AV} \mathrm{ss}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}\right)$

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | $V_{c c}$ AVcc | 2.2* | 6.0* | V | Normal operation assurance range* MB89875 |
|  |  | 2.7 | 6.0 | V | Normal operation assurance range MB89PV870/P875 |
|  |  | 1.5 | 6.0 | V | Retains the RAM state in stop mode |
| A/D converter reference input voltage | AVR | 0.0 | AVcc | V |  |
| LCD power supply voltage | V0 to V3 | Vss | Vcc | V | LCD power supply range (The optimum value is dependent on the LCD element in use.) |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

*: These values vary with the operating frequency, instruction cycle, and analog assurance range. See Figure 1 and " 5 . A/D Converter Electrical Characteristics."

## MB89870 Series

Figure 1 Operating Voltage vs. Main Clock Operating Frequency


Note: The shaded area is assured only for the MB89875.

Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of $4 /$ Fch. Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## MB89870 Series

## 3. DC Characteristics

$\left(\mathrm{AV} \mathrm{cc}=\mathrm{V} \mathrm{cc}=5.0 \mathrm{~V}, \mathrm{AV} \mathrm{ss}=\mathrm{V} \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| "H" level input voltage | VIH | $\begin{aligned} & \text { P20 to P24, } \\ & \text { P30 to P37, P40 to P47, } \\ & \text { P50 to P52, P54, P56 } \end{aligned}$ | - | 0.7 Vcc | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | Vıн | P00 to P07, P10 to P17, MOD0, MOD1, RST, P53, P55, P57 | - | 0.8 Vcc | - | $\mathrm{Vcc}+0.3$ | V |  |
| "L" level input voltage | VIL | $\begin{aligned} & \text { P20 to P24, } \\ & \text { P30 to P37, P40 to P47, } \\ & \text { P50 to P52, P54, P56 } \end{aligned}$ | - | Vss - 0.3 | - | 0.3 Vcc | V |  |
|  | Vıss | P00 to P07, P10 to P17, MODO, MOD1, RST, P53, P55, P57 | - | Vss - 0.3 | - | 0.2 Vcc | V |  |
| Open-drain output pin application voltage | Vo | P50 to P57 | - | Vss - 0.3 | - | V cc-0.3 | V | N -ch opendrain |
| $\begin{aligned} & \text { "H" level } \\ & \text { output } \\ & \text { voltage } \end{aligned}$ | Vон | P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40 to P47, P50 to P57 | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 4.0 | - | - | V |  |
| $\begin{aligned} & \text { "L" level } \\ & \text { output } \\ & \text { voltage } \end{aligned}$ | Voı | P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40 to P47, P50 to P57 | $\mathrm{loL}=4.0 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input leakage current (Hi-Z output leakage current) | lı | P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40 to P47, P50 to P57 MOD0, MOD1, RST | $\begin{aligned} & 0.0 \mathrm{~V}<\mathrm{V}_{1}< \\ & \mathrm{V}_{\mathrm{cc}} \end{aligned}$ | - | - | $\pm 5$ | $\mu \mathrm{A}$ | With pull-up resistor |
| Pull-up resistance | Rpull | P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40 to P47, P50 to P57 | $\mathrm{V}_{1}=0.0 \mathrm{~V}$ | 25 | 50 | 100 | $\mathrm{k} \Omega$ | With pull-up resistor |

(Continued)

## MB89870 Series

$\left(\mathrm{AV}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Power supply current ${ }^{11}$ | Icc1 | V cc | $\begin{aligned} & \hline \mathrm{Fch}=10 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \text { tinst }^{2}=0.4 \mu \mathrm{~s} \end{aligned}$ | - | 12 | 20 | mA |  |
|  | Icc2 |  | $\begin{aligned} & \mathrm{F}_{\mathrm{cH}}=10 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{cc}}=3.0 \mathrm{~V} \\ & \mathrm{tinst}^{2}=6.4 \mu \mathrm{~s} \end{aligned}$ | - | 1.0 | 2 | mA | $\begin{array}{\|l\|} \hline \text { MB89875/ } \\ \text { PV870 } \end{array}$ |
|  |  |  |  | - | 1.5 | 2.5 | mA | MB89P875 |
|  | Iccs 1 |  |  | - | 3 | 7 | mA |  |
|  | Iccs2 |  |  | - | 0.5 | 1.5 | mA |  |
|  | Iccı |  | $\begin{aligned} & \mathrm{FcL}=32.768 \mathrm{kHz}, \\ & \mathrm{Vcc}=3.0 \mathrm{~V} \\ & \text { Subclock mode } \end{aligned}$ | - | 50 | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \hline \text { MB89875/ } \\ & \text { PV870 } \end{aligned}$ |
|  |  |  |  | - | 500 | 700 | $\mu \mathrm{A}$ | MB89P875 |
|  | Iccıs |  | $\begin{aligned} & \text { FcL }=32.768 \mathrm{kHz}, \\ & \mathrm{~V} \mathrm{cc}=3.0 \mathrm{~V} \\ & \text { Subclock sleep } \\ & \text { mode } \end{aligned}$ | - | 15 | 50 | $\mu \mathrm{A}$ |  |
|  | Ісст |  | $\begin{aligned} & \mathrm{FcL}=32.768 \mathrm{kHz}, \\ & \mathrm{Vcc}=3.0 \mathrm{~V} \end{aligned}$ <br> - Watch mode <br> - Main clock stop mode at dualclock system | - | 3 | 15 | $\mu \mathrm{A}$ |  |
|  | Іcch |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ <br> - Subclock stop mode <br> - Main clock stop mode at singleclock system | - | - | 1 | $\mu \mathrm{A}$ |  |
|  | IA | AVcc | $\mathrm{F}_{\mathrm{CH}}=10 \mathrm{MHz} \text {, }$ when $A / D$ conversion is activated | - | 1.5 | 3 | mA |  |
|  | IAH |  | $\begin{aligned} & \mathrm{F} \mathrm{CH}=10 \mathrm{MHz}, \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \end{aligned}$ <br> when $A / D$ conversion is stopped | - | - | 1 | $\mu \mathrm{A}$ |  |

(Continued)

## MB89870 Series

(Continued)
$\left(\mathrm{AV} \mathrm{cc}=\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V} \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| LCD divided resistance | Rlco | - | Between V cc and V 0 at $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | 300 | 500 | 750 | $\mathrm{k} \Omega$ |  |
| COMO to 3 output impedance | Rvcom | COM0 to 3 | V 1 to $\mathrm{V} 3=5.0 \mathrm{~V}$ | - | - | 2.5 | $\mathrm{k} \Omega$ |  |
| SEGO to 24 output impedance | Rvseg | SEG0 to 24 |  | - | - | 15 | $\mathrm{k} \Omega$ |  |
| LCD controller/ driver leakage current | ILcol | V0 to V3, COM0 to 3 SEG0 to SEG24 | - | - | - | $\pm 1$ | $\mu \mathrm{A}$ |  |
| Input capacitance | Cin | Other than AV cc, AV ss, Vcc , and $\mathrm{V}_{\mathrm{ss}}$ | $\mathrm{f}=1 \mathrm{MHz}$ | - | 10 | - | pF |  |

*1: The power supply current is measured at the external clock.
*2: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."
Note: For pins which serve as the LCD and ports (P23, P24 and P40 to P47), see the port parameter when these pins are used as ports and the LCD parameter when they are used as LCD pins.

## MB89870 Series

## 4. AC Characteristics

(1) Reset Timing

| $\left(\mathrm{V} \mathrm{cc}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV}\right.$ ss $=\mathrm{V}$ ss $=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
|  |  |  | Min. | Max. |  |  |
| $\overline{\text { RST }}$ "L" pulse width | tzızH | - | 48 thcyl | - | ns |  |


(2) Power-on Reset

|  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
|  |  |  | Min. | Max. |  |  |
| Power supply rising time | tr | - | - | 50 | ms | Power-on reset function only |
| Power supply cutoff time | toff |  | 1 | - | ms | Due to repeated operations |

Note: Make sure that power supply rises within the selected oscillation stabilization time.
If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.


## MB89870 Series

(3) Clock Timing

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Clock frequency | Fch | X0, X1 | - | 1 | - | 10 | MHz |  |
|  | FcL | X0A, X1A |  | - | 32.768 | - | kHz |  |
| Clock cycle time | thcyl | $\mathrm{XO}, \mathrm{X} 1$ |  | 100 | - | 1000 | ns |  |
|  | tıcyl | X0A, X1A |  | - | 30.5 | - | $\mu \mathrm{s}$ |  |
| Input clock pulse width | $\begin{aligned} & \mathrm{P}_{\mathrm{wH}} \\ & \mathrm{P}_{\mathrm{wL}} \end{aligned}$ | X0 |  | 20 | - | - | ns | External clock |
| Input clock rising/ falling time | $\begin{aligned} & \mathrm{tcR} \\ & \mathrm{tcF} \end{aligned}$ | X0 |  | - | - | 10 | ns | External clock |

## MB89870 Series

## X0 and X1 Timing and Conditions



Main Clock Conditions


X0A and X1A Timing and Conditions


Subclock Conditions


## MB89870 Series

(4) Instruction Cycle

| Parameter | Symbol | Value (typical) | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Instruction cycle (minimum execution time) | tinst | 4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн | $\mu \mathrm{s}$ | (4/Fсн) tinst $=0.4 \mu \mathrm{~s}$ when operating at $\mathrm{F}_{\mathrm{CH}}=10 \mathrm{MHz}$ |
|  |  | 2/FcL | $\mu \mathrm{s}$ | tinst $=61.036 \mu \mathrm{~s}$ when operating at $\mathrm{FcL}=32.768 \mathrm{kHz}$ |

Note: When operating at 10 MHz , the cycle varies with the set execution time.
(5) Serial I/O Timing

| $\left(\mathrm{V} \mathrm{cc}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV} \mathrm{Sss}=\mathrm{V}\right.$ ss $=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscyc | SCK | Internal shift clock mode | 2 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK $\downarrow \rightarrow$ SO time | tstov | SCK, SO |  | -200 | 200 | ns |  |
| Valid SI $\rightarrow$ SCK $\uparrow$ | tivsH | SI, SCK |  | 1/2 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK $\uparrow \rightarrow$ valid SI hold time | tshix | SCK, SI |  | 1/2 tinst* | - | $\mu \mathrm{s}$ |  |
| Serial clock "H" pulse width | tshsL | SCK | External shift clock mode | 1 tinst* | - | $\mu \mathrm{s}$ |  |
| Serial clock "L" pulse width | tslsh |  |  | 1 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK $\downarrow \rightarrow$ SO time | tsıov | SCK, SO |  | 0 | 200 | ns |  |
| Valid SI $\rightarrow$ SCK $\uparrow$ | tivsh | SI, SCK |  | 1/2 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK $\uparrow \rightarrow$ valid SI hold time | tshix | SCK, SI |  | 1/2 tinst* | - | $\mu \mathrm{s}$ |  |

* : For information on tinst, see "(4) Instruction Cycle."


## Internal Shift Clock Mode



## External Shift Clock Mode



## MB89870 Series

## (6) Peripheral Input Timing

| $\left(\mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV}_{\text {ss }}=\mathrm{V}_{\text {ss }}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Pin name | Value |  | Unit | Remarks |
|  |  |  | Min. | Max. |  |  |
| Peripheral input "H" pulse width 1 | tııн1 | EC | 1 tins* | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" pulse width 1 | tHiL1 |  | 1 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Peripheral input "H" pulse width 2 | tııн2 | INT7 to INT0 | 2 tins** | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" pulse width 2 | tHHL2 |  | 2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |

* : For information on tinst, see "(4) Instruction Cycle."



## MB89870 Series

## 5. A/D Converter Electrical Characteristics

| Parameter | Symbol | Pin name | $\left(\mathrm{AV} \mathrm{cc}=\mathrm{V}_{\mathrm{c}}\right.$ | $=+3.5 \mathrm{~V}$ to +6 | $\mathrm{V}, \mathrm{AVss}=\mathrm{V}$ | $0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-$ | $0^{\circ}$ | $\left.+85^{\circ} \mathrm{C}\right)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Condition | Value |  |  | Unit | Remarks |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Resolution | - | - | - | - | - | 10 | bit |  |
| Total error |  |  | $\mathrm{AVR}=\mathrm{AV} \mathrm{cc}$ | - | - | $\pm 3.0$ | LSB |  |
| Linearity error |  |  |  | - | - | $\pm 2.0$ | LSB |  |
| Differential linearity error |  |  |  | - | - | $\pm 1.5$ | LSB |  |
| Zero transition voltage | Vот |  |  | AVss - 1.5 LSB | AVss + 0.5 LSB | AVss + 2.5 LSB | mV |  |
| Full-scale transition voltage | $V_{\text {fSt }}$ |  |  | AVR - 3.5 LSB | AVR - 1.5 LSB | AVR + 0.5 LSB | mV |  |
| Interchannel disparity | - |  |  | - | - | 4.0 | LSB |  |
| A/D mode conversion time |  |  | - | - | 33 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Sense mode conversion time |  |  |  | - | 18 tinst* | - | $\mu \mathrm{s}$ |  |
| Analog port input current | IAIN | ANO to AN7 |  | - | - | 10 | $\mu \mathrm{A}$ |  |
| Analog input voltage | - |  |  | 0.0 | - | AVR | V |  |
| Reference voltage | - | AVR |  | 0.0 | - | AVcc | V |  |
| Reference voltage supply current | IR |  | $\mathrm{AVR}=5.0 \mathrm{~V},$ <br> when A/D conversion is activated | - | 200 | - | $\mu \mathrm{A}$ |  |
|  | IRH |  | $\mathrm{AVR}=5.0 \mathrm{~V},$ <br> when A/D conversion is stopped | - | - | 1 | $\mu \mathrm{A}$ |  |

*: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."

## 6. A/D Converter Glossary

- Resolution

Analog changes that are identifiable with the A/D converter When the number of bits is 10 , analog voltage can be divided into $2^{10}=1024$.

- Linearity error (unit: LSB)

The deviation of the straight line connecting the zero transition point ("00 0000 0000" $\leftrightarrow$ "00 00000001 ") with the full-scale transition point ("11 1111 1111" $\leftrightarrow$ " 111111 1110") from actual conversion characteristics

- Differential linearity error (unit: LSB)

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

- Total error (unit: LSB)

The difference between theoretical and actual conversion values

## MB89870 Series



## 7. Notes on Using A/D Converter

## - Input impedance of the analog input pins

The A/D converter used for the MB89870 series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after activating A/D conversion.
For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below $10 \mathrm{k} \Omega$ ).
Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about $0.1 \mu \mathrm{~F}$ for the analog input pin.

## - Analog Input Equivalent Circuit



## - Error

The smaller the | AVR - AVss |, the greater the error would become relatively.

## MB89870 Series

## 8. OP Amp Electrical Characteristics

(1) $\mathrm{AV} \mathrm{cc}=5.0 \mathrm{~V}$

| Parameter | Symbol | Pinname | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| I/O voltage range | - | $\begin{aligned} & \text { INO } \pm \text { to } \\ & \text { IN3 } \end{aligned}$ | - | $\begin{gathered} \hline 0.5 \mathrm{~V} \mathrm{cc}- \\ 1.25 \end{gathered}$ | 0.5 Vcc | $\begin{gathered} \hline 0.5 \mathrm{~V} \mathrm{cc}+ \\ 1.25 \end{gathered}$ | V |  |
| Minimum load resistance | - | - | - | 100 | - | - | k $\Omega$ |  |
| Maximum load resistance | - | - | - | - | - | 100 | pF |  |
| Offset voltage | - | - | - | -10 | 0 | +10 | mV |  |
| Gain-bandwidth production | - | - | - | - | 1.8 | - | MHz |  |
| DC gain | - | - | - | - | 75 | - | dB |  |
| Slew rate | - | - | - | - | 0.9 | - | V/us |  |

(2) $\mathrm{AV} \mathrm{cc}=3.0 \mathrm{~V}$
$\left(\mathrm{AVcc}=\mathrm{V} \mathrm{cc}=2.7 \mathrm{~V}\right.$ to $3.3 \mathrm{~V}, \mathrm{AV} \mathrm{ss}=\mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| I/O voltage range | - | $\begin{aligned} & \text { INO } \pm \text { to } \\ & \text { IN3 } \end{aligned}$ | - | 0.5 | $\begin{gathered} \hline 0.5 \mathrm{Vcc}- \\ 0.35 \end{gathered}$ | V $\mathrm{cc}-1.20$ | V |  |
| Minimum load resistance | - | - | - | 250 | - | - | k $\Omega$ |  |
| Maximum load resistance | - | - | - | - | - | 100 | $\mu \mathrm{A}$ |  |
| Offset voltage | - | - | - | -10 | 0 | +10 | mV |  |
| Gain-bandwidth production | - | - | - | - | 0.5 | - | MHz |  |
| DC gain | - | - | - | - | 75 | - | dB |  |
| Slew rate | - | - | - | - | 0.1 | - | V/us |  |

## MB89870 Series

## EXAMPLE CHARACTERISTICS

## (1) "L" Level Output Voltage


(3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)

(2) " H " Level Output Voltage

(4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)

$\mathrm{V}_{\mathrm{Hs}}$ : Threshold when input voltage in hysteresis characteristics is set to " H " level
VILs: Threshold when input voltage in hysteresis characteristics is set to "L" level

## MB89870 Series

(5) Power Supply Current (External Clock)

(Continued)

## MB89870 Series

(Continued)

(6) Pull-up Resistance


## MB89870 Series

## INSTRUCTIONS (136 INSTRUCTIONS)

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.
Table 1 Instruction Symbols

| Symbol | Meaning |
| :---: | :---: |
| dir | Direct address (8 bits) |
| off | Offset (8 bits) |
| ext | Extended address (16 bits) |
| \#vct | Vector table number (3 bits) |
| \#d8 | Immediate data (8 bits) |
| \#d16 | Immediate data (16 bits) |
| dir: b | Bit direct address (8:3 bits) |
| rel | Branch relative address (8 bits) |
| @ | Register indirect (Example: @A, @IX, @EP) |
| A | Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| AH | Upper 8 bits of accumulator A (8 bits) |
| AL | Lower 8 bits of accumulator A (8 bits) |
| T | Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| TH | Upper 8 bits of temporary accumulator T (8 bits) |
| TL | Lower 8 bits of temporary accumulator T (8 bits) |
| IX | Index register IX (16 bits) |
| EP | Extra pointer EP (16 bits) |
| PC | Program counter PC (16 bits) |
| SP | Stack pointer SP (16 bits) |
| PS | Program status PS (16 bits) |
| dr | Accumulator A or index register IX (16 bits) |
| CCR | Condition code register CCR (8 bits) |
| RP | Register bank pointer RP (5 bits) |
| Ri | General-purpose register Ri (8 bits, $\mathrm{i}=0$ to 7 ) |
| $\times$ | Indicates that the very $\times$ is the immediate data. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| ( $\times$ ) | Indicates that the contents of $x$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| ( $\times$ ) | The address indicated by the contents of $x$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.) |

## MB89870 Series

Columns indicate the following:

| Mnemonic: | Assembler notation of an instruction |
| :--- | :--- |
| $\sim$ | The number of instructions |
| \#: | The number of bytes |
| Operation: | Operation of an instruction |
| TL, TH, AH: | A content change when each of the TL, TH, and AH instructions is executed. Symbols in <br> the column indicate the following: |

- "-" indicates no change.
- dH is the 8 upper bits of operation description data.
- AL and AH must become the contents of AL and AH prior to the instruction executed.
- 00 becomes 00 .
$\mathrm{N}, \mathrm{Z}, \mathrm{V}, \mathrm{C}: \quad$ An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to the following rule:

Example: 48 to $4 \mathrm{~F} \leftarrow$ This indicates $48,49, \ldots 4 \mathrm{~F}$.

## MB89870 Series

Table 2 Transfer Instructions (48 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV dir,A | 3 | 2 | $($ dir $) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 45 |
| MOV @IX +off,A | 4 | 2 | $($ (IX) +off $) \leftarrow(A)$ | - | - | - | ---- | 46 |
| MOV ext,A | 4 | 3 | $($ ext) $\leftarrow(A)$ | - | - | - | ---- | 61 |
| MOV @EP,A | 3 | 1 | $($ (EP) ) $\leftarrow$ ¢ ( A$)$ | - | - | - | ---- | 47 |
| MOV Ri,A | 3 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 48 to 4F |
| MOV A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow \mathrm{d} 8$ | AL | - | - | + + -- | 04 |
| MOV A,dir | 3 | 2 | (A) $\leftarrow$ (dir) | AL | - | - | + + - - | 05 |
| MOV A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow\left(\begin{array}{l}(\mathrm{IX})+\text { off })\end{array}\right.$ | AL | - | - | + + -- | 06 |
| MOV A,ext | 4 | 3 | $(\mathrm{A}) \leftarrow(\mathrm{ext})$ | AL | - | - | + + - - | 60 |
| MOV A,@A | 3 | 1 | $(A) \leftarrow((A))$ | AL | - | - | + + - - | 92 |
| MOV A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow((\mathrm{EP})$ ) | AL | - | - | + + - - | 07 |
| MOV A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Ri})$ | AL | - | - | + + - - | 08 to 0F |
| MOV dir,\#d8 | 4 | 3 | ( dir) $\leftarrow$ d8 | - | - | - | ---- | 85 |
| MOV @IX +off,\#d8 | 5 | 3 | ( (IX) +off ) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 86 |
| MOV @EP,\#d8 | 4 | 2 | $((E P)) \leftarrow \mathrm{d} 8$ | - | - | - | ---- | 87 |
| MOV Ri,\#d8 | 4 | 2 | (Ri) $\leftarrow \mathrm{d} 8$ | - | - | - |  | 88 to 8F |
| MOVW dir,A | 4 | 2 | $($ dir $) \leftarrow(\mathrm{AH}),($ dir +1$) \leftarrow(\mathrm{AL})$ | - | - | - |  | D5 |
| MOVW @IX +off,A | 5 | 2 | $\begin{aligned} & ((\mathrm{IX})+\mathrm{off}) \leftarrow(\mathrm{AH}), \\ & ((\mathrm{IX})+\mathrm{off}+1) \leftarrow(\mathrm{AL}) \end{aligned}$ | - | - | - | ---- | D6 |
| MOVW ext,A | 5 | 3 | $(\mathrm{ext}) \leftarrow(\mathrm{AH}),(\mathrm{ext}+1) \leftarrow(\mathrm{AL})$ | - | - | - | ---- | D4 |
| MOVW @EP,A | 4 | 1 | $((E P)) \leftarrow(A H),((E P)+1) \leftarrow(A L)$ | - | - | - | ---- | D7 |
| MOVW EP,A | 2 | 1 | $(E P) \leftarrow(A)$ | - | - | - | ---- | E3 |
| MOVW A,\#d16 | 3 | 3 | $(\mathrm{A}) \leftarrow \mathrm{d} 16$ | AL | AH | dH | + +-- | E4 |
| MOVW A,dir | 4 | 2 | $(\mathrm{AH}) \leftarrow($ dir $),(\mathrm{AL}) \leftarrow($ dir +1$)$ | AL | AH | dH | + +-- | C5 |
| MOVW A,@IX +off | 5 | 2 | $(\mathrm{AH}) \leftarrow((\mathrm{IX})+\mathrm{off})$, <br> $(\mathrm{AL}) \leftarrow((\mathrm{IX})+$ off +1$)$ | AL | AH | dH | + + | C6 |
| MOVW A,ext | 5 | 3 | $(\mathrm{AH}) \leftarrow(\mathrm{ext}),(\mathrm{AL}) \leftarrow(\mathrm{ext}+1)$ | AL | AH | dH | + + - - | C4 |
| MOVW A,@A | 4 | 1 | $(A H) \leftarrow((A)),(A L) \leftarrow((A))+1)$ | AL | AH | dH | + +-- | 93 |
| MOVW A,@EP | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{EP}),(\mathrm{AL}) \leftarrow((\mathrm{EP})+1)$ | AL | AH | dH | + + - | C7 |
| MOVW A,EP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{EP})$ | - | - | dH | ---- | F3 |
| MOVW EP,\#d16 | 3 | 3 | $(E P) \leftarrow d 16$ | - | - | - | ---- | E7 |
| MOVW IX,A | 2 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E2 |
| MOVW A,IX | 2 | 1 | (A) $\leftarrow(\mathrm{IX})$ | - | - | dH | ---- | F2 |
| MOVW SP,A | 2 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E1 |
| MOVW A,SP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{SP})$ | - | - | dH | ---- | F1 |
| MOV @A,T | 3 | 1 | $($ ( A$) \mathrm{)} \leftarrow(\mathrm{~T})$ | - | - | - | ---- | 82 |
| MOVW @A,T | 4 | 1 | $((\mathrm{A})) \leftarrow(\mathrm{TH}),((\mathrm{A})+1) \leftarrow(\mathrm{TL})$ | - | - | - |  | 83 |
| MOVW IX,\#d16 | 3 | 3 | $(\mathrm{X}) \leftarrow \mathrm{d} 16$ | - | - | - |  | E6 |
| MOVW A,PS | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PS})$ | - | - | dH | ---- | 70 |
| MOVW PS,A | 2 | 1 | $(\mathrm{PS}) \leftarrow(\mathrm{A})$ | - | - | - | + + + + | 71 |
| MOVW SP,\#d16 | 3 | 3 | $(\mathrm{SP}) \leftarrow \mathrm{d} 16$ | - | - | - |  | E5 |
| SWAP | 2 | 1 | $(\mathrm{AH}) \leftrightarrow(\mathrm{AL})$ | - | - | AL | ---- | 10 |
| SETB dir: b | 4 | 2 | (dir): $\mathrm{b} \leftarrow 1$ | - | - | - | ---- | A8 to AF |
| CLRB dir: b | 4 | 2 | (dir) $\mathrm{b} \leftarrow 0$ | - | - | - | ---- | A0 to A7 |
| XCH A, ${ }^{\text {, }}$ | 2 | 1 | $(\mathrm{AL}) \leftrightarrow(\mathrm{TL})$ | AL | - | - | ---- | 42 |
| XCHW A,T | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{T})$ | AL | AH | dH | ---- | 43 |
| XCHW A,EP | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{EP})$ | - | - | dH | ---- | F7 |
| XCHW A,IX | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{IX})$ | - | - | dH | ---- | F6 |
| XCHW A,SP | 3 | 1 | (A) $\leftrightarrow(\mathrm{SP})$ | - | - | dH | ---- | F5 |
| MOVW A,PC | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PC})$ | - | - | dH | ---- | F0 |

Notes: • During byte transfer to $\mathrm{A}, \mathrm{T} \leftarrow \mathrm{A}$ is restricted to low bytes.

- Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of $\mathrm{F}^{2} \mathrm{MC}-8$ family)


## MB89870 Series

Table 3 Arithmetic Operation Instructions (62 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDC A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{Ri})+\mathrm{C}$ | - | - | - | + + + + | 28 to 2F |
| ADDC A,\#d8 | 2 | 2 | $(A) \leftarrow(A)+d 8+C$ | - | - | - | + + + + | 24 |
| ADDC A,dir | 3 | 2 | $(A) \leftarrow(A)+($ dir $)+C$ | - | - | - | + + + + | 25 |
| ADDC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+($ (IX) +off $)+\mathrm{C}$ | - | - | - | + + + + | 26 |
| ADDC A,@EP | 3 | 1 | $(A) \leftarrow(A)+((E P))+C$ | - | - | - | + + + + | 27 |
| ADDCW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{T})+\mathrm{C}$ | - | - | dH | + + + + | 23 |
| ADDC A | 2 | 1 | $(A L) \leftarrow(A L)+(T L)+C$ | - | - | - | + + + + | 22 |
| SUBC A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{Ri})-\mathrm{C}$ | - | - | - | + + + + | 38 to 3F |
| SUBC A,\#d8 | 2 | 2 | $(A) \leftarrow(A)-d 8-C$ | - | - | - | + + + + | 34 |
| SUBC A,dir | 3 | 2 | $(A) \leftarrow(A)-($ dir $)-C$ | - | - | - | + + + + | 35 |
| SUBC A,@IX +off | 4 | 2 | $(A) \leftarrow(A)-($ (IX) +off $)-C$ | - | - | - | + + + + | 36 |
| SUBC A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})-((\mathrm{EP}))-\mathrm{C}$ | - | - | - | + + + + | 37 |
| SUBCW A | 3 | 1 | $(A) \leftarrow(T)-(A)-C$ | - | - | dH | + + + + | 33 |
| SUBC A | 2 | 1 | $(\mathrm{AL}) \leftarrow(\mathrm{TL})-(\mathrm{AL})-\mathrm{C}$ | - | - | - | $++++$ | 32 |
| INC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})+1$ | - | - | - | $+++-$ | C8 to CF |
| INCW EP | 3 | 1 | $(E P) \leftarrow(E P)+1$ | - | - | - | ---- | C3 |
| INCW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})+1$ | - | - | - | ---- | C2 |
| INCW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+1$ | - | - | dH | + + - - | C0 |
| DEC Ri | 4 | 1 | $(R i) \leftarrow(R i)-1$ | - | - | - | + + + - | D8 to DF |
| DECW EP | 3 | 1 | $(E P) \leftarrow(E P)-1$ | - | - | - | ---- | D3 |
| DECW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})-1$ | - | - | - | - - - - | D2 |
| DECW A | 3 | 1 | $(A) \leftarrow(A)-1$ | - | - | dH | + + - - | D0 |
| MULU A | 19 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \times(\mathrm{TL})$ | - | - | dH | ---- | 01 |
| DIVU A | 21 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{T}) /(\mathrm{AL}), \mathrm{MOD} \rightarrow(\mathrm{T})$ | dL | 00 | 00 | - - - - | 11 |
| ANDW A | 3 | 1 | $(A) \leftarrow(A) \wedge(T)$ | - | - | dH | + + R - | 63 |
| ORW A | 3 | 1 | $(A) \leftarrow(A) \vee(T)$ | - | - | dH | $++\mathrm{R}-$ | 73 |
| XORW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{T})$ | - | - | dH | + + R - | 53 |
| CMP A | 2 | 1 | (TL) - (AL) | - | - | - | + + + + | 12 |
| CMPW A | 3 | 1 | (T) - (A) | - | - | - | + + + + | 13 |
| RORC A | 2 | 1 | $\rightarrow \mathrm{C} \rightarrow \mathrm{A} \square$ | - | - | - | $++-+$ | 03 |
| ROLC A | 2 | 1 | $\square \mathrm{C} \leftarrow \mathrm{A} \leftarrow$ | - | - | - | + + - + | 02 |
| CMP A,\#d8 | 2 | 2 | (A) - d8 | - | - | - | + + + + | 14 |
| CMP A,dir | 3 | 2 | (A) - (dir) | - | - | - | + + + + | 15 |
| CMP A,@EP | 3 | 1 | (A) $-($ (EP) $)$ | - | - | - | + + + + | 17 |
| CMP A,@IX +off | 4 | 2 | (A) - ( (IX) +off) | - | - | - | + + + + | 16 |
| CMP A,Ri | 3 | 1 | (A) - (Ri) | - | - | - | + + + + | 18 to 1F |
| DAA | 2 | 1 | Decimal adjust for addition | - | - | - | + + + + | 84 |
| DAS | 2 | 1 | Decimal adjust for subtraction | - | - | - | + + + + | 94 |
| XOR A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{TL})$ | - | - | - | + + R - | 52 |
| XOR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall \mathrm{d} 8$ | - | - | - | $++\mathrm{R}-$ | 54 |
| XOR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall$ (dir) | - | - | - | $++\mathrm{R}-$ | 55 |
| XOR A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{EP}))$ | - | - | - | $++\mathrm{R}-$ | 57 |
| XOR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{IX})+\mathrm{off})$ | - | - | - | $++\mathrm{R}-$ | 56 |
| XOR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{Ri})$ | - | - | - | $++\mathrm{R}-$ | 58 to 5F |
| AND A | 2 | 1 | $(A) \leftarrow(A L) \wedge(T L)$ | - | - | - | $++\mathrm{R}-$ | 62 |
| AND A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge \mathrm{d} 8$ | - | - | - | $++\mathrm{R}-$ | 64 |
| AND A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge($ dir $)$ | - | - | - | $++\mathrm{R}-$ | 65 |

(Continued)

## MB89870 Series

(Continued)

| Mnemonic | ~ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND A,@EP | 3 | 1 | $(A) \leftarrow(A L) \wedge((E P))$ | - | - | - | + + R - | 67 |
| AND A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 66 |
| AND A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{Ri})$ | - | - | - | + + R - | 68 to 6F |
| OR A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{TL})$ | - | - | - | + + R - | 72 |
| OR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee \mathrm{d} 8$ | - | - | - | + + R - | 74 |
| OR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{dir})$ | - | - | - | + + R - | 75 |
| OR A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee((E P))$ | - | - | - | + + R - | 77 |
| OR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 76 |
| OR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{Ri})$ | - | - | - | + + R - | 78 to 7F |
| CMP dir,\#d8 | 5 | 3 | (dir) - d8 | - | - | - | + + + + | 95 |
| CMP @EP,\#d8 | 4 | 2 | ( (EP) ) - d8 | - | - | - | + + + + | 97 |
| CMP @IX +off,\#d8 | 5 | 3 | ( (IX) + off) - d8 | - | - | - | + + + + | 96 |
| CMP Ri,\#d8 | 4 |  | (Ri) - d8 | - | - | - | + | 98 to 9F |
| INCW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$ | - | - | - | --- - | C1 |
| DECW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$ | - | - | - | ---- | D1 |

Table 4 Branch Instructions (17 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BZ/BEQ rel | 3 | 2 | If $\mathrm{Z}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FD |
| BNZ/BNE rel | 3 | 2 | If $\mathrm{Z}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FC |
| BC/BLO rel | 3 | 2 | If $\mathrm{C}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | F9 |
| BNC/BHS rel | 3 | 2 | If $\mathrm{C}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | F8 |
| BN rel | 3 | 2 | If $\mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FB |
| BP rel | 3 | 2 | If $\mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FA |
| BLT rel | 3 | 2 | If $\mathrm{V} \forall \mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FF |
| BGE rel | 3 | 2 | If $\mathrm{V} \forall \mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FE |
| BBC dir: b,rel | 5 | 3 | If (dir: b) $=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | -+-- | B0 to B7 |
| BBS dir: b,rel | 5 | 3 | If (dir: b) $=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | -+-- | B8 to BF |
| JMP @A | 2 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A})$ | - | - | - |  | E0 |
| JMP ext | 3 | 3 | $(\mathrm{PC}) \leftarrow \mathrm{ext}$ | - | - | - | ---- | 21 |
| CALLV \#vct | 6 | 1 | Vector call | - | - | - | ---- | E8 to EF |
| CALL ext | 6 | 3 | Subroutine call | - | - | - |  | 31 |
| XCHW A,PC | 3 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A}),(\mathrm{A}) \leftarrow(\mathrm{PC})+1$ | - | - | dH |  | F4 |
| RET | 4 |  | Return from subrountine | - | - | - |  | 20 |
| RETI | 6 | 1 | Return form interrupt | - | - | - | Restore | 30 |

Table 5 Other Instructions (9 instructions)

| Mnemonic | $\sim$ | $\#$ | Operation | TL | TH | AH | NZ V C | OP code |
| :--- | :---: | :---: | :--- | :--- | :--- | :--- | :--- | ---: |
| PUSHW A | 4 | 1 |  | - | - | - | ---- | 40 |
| POPW A | 4 | 1 |  | - | - | dH | --- | 50 |
| PUSHW IX | 4 | 1 |  | - | -- | 41 |  |  |
| POPW IX | 4 | 1 |  | - | - | - | --- | 51 |
| NOP | 1 | 1 |  | - | -- | 00 |  |  |
| CLRC | 1 | 1 |  | - | - | --- | 81 |  |
| SETC | 1 | 1 |  | - | - | - | $---R$ | 91 |
| CLRI |  |  | - | - | - | $---S$ | 80 |  |
| SETI | 1 | 1 |  | - | - | - | ---- | 90 |

## MB89870 Series

INSTRUCTION MAP

| L ${ }^{\text {d }}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | NOP | SWAP | RET | RETI | PUSHW <br> A | POPW <br> A | MOV A,ext | MOVW A,PS | CLRI | SETI | CLRB <br> dir: 0 | $\left\|\begin{array}{l} \mathrm{BBC} \\ \operatorname{dir}: 0, \mathrm{rel} \end{array}\right\|$ | INCW <br> A | $\begin{array}{r} \text { DECW } \\ \mathrm{A} \end{array}$ | JMP <br> @A | MOVW <br> A,PC |
| 1 | MULU <br> A | DIVU <br> A | JMP addr16 | CALL addr16 | PUSHW <br> IX | POPW IX | MOV ext,A | MOVW PS,A | CLRC | SETC | CLRB <br> dir: 1 | BBC <br> dir: 1,rel | INCW SP | DECW SP | MOVW SP,A | MOVW A,SP |
| 2 | ROLC | CMP <br> A | $\mathrm{ADDC}_{\mathrm{A}}$ | SUBC <br> A | $\begin{array}{\|} \mathrm{XCH} \\ \mathrm{~A}, \mathrm{~T} \end{array}$ | XOR <br> A | AND <br> A | OR <br> A | MOV <br> @A,T | MOV A,@A | CLRB dir: 2 | $\left\|\begin{array}{\|l\|} \hline \text { BBC } \\ \text { dir: } 2, \text { rel } \end{array}\right\|$ | INCW <br> IX | $\begin{array}{\|r\|} \hline \text { DECW } \\ \text { IX } \end{array}$ | MOVW IX,A | MOVW A,IX |
| 3 | RORC <br> A | CMPW <br> A | $\begin{array}{r} \text { ADDCW } \\ \mathrm{A} \end{array}$ | SUBCW A | $\begin{array}{r} \mathrm{XCHW} \\ \mathrm{~A}, \mathrm{~T} \end{array}$ | XORW <br> A | ANDW <br> A | ORW <br> A | MOVW <br> @A,T | MOVW A,@A | CLRB dir: 3 | BBC <br> dir: 3,rel | INCW <br> EP | DECW EP | MOVW EP,A | MOVW A,EP |
| 4 | MOV <br> A,\#d8 | CMP <br> A, \#d8 | $\begin{aligned} & \text { ADDC } \\ & \text { A,\#d8 } \end{aligned}$ | SUBC <br> A,\#d8 |  | $\begin{aligned} & \mathrm{XOR} \\ & \mathrm{~A}, \# \mathrm{~d} 8 \end{aligned}$ | AND A,\#d8 | OR <br> A,\#d8 | DAA | DAS | CLRB <br> dir: 4 | BBC <br> dir: 4, rel | MOVW A,ext | MOVW ext,A | MOVW <br> A,\#d16 | $\begin{array}{r} \text { XCHW } \\ \text { A,PC } \end{array}$ |
| 5 | MOV A,dir | CMP <br> A,dir | $\begin{array}{r} \text { ADDC } \\ \text { A,dir } \end{array}$ | SUBC <br> A,dir | MOV dir,A | $\begin{aligned} & \text { XOR } \\ & \text { A, dir } \end{aligned}$ | AND <br> A,dir | OR <br> A,dir | MOV dir,\#d8 | CMP <br> dir,\#d8 | CLRB <br> dir: 5 | $\left\|\begin{array}{l} \text { BBC } \\ \text { dir: } 5, \text { rel } \end{array}\right\|$ | MOVW A,dir | MOVW dir,A | MOVW SP,\#d16 | $\begin{array}{r} \text { XCHW } \\ \text { A,SP } \end{array}$ |
| 6 | MOV <br> A,@IX+d | CMP <br> A,@IX +d | ADDC <br> A,@IX +d | SUBC $\mathrm{A}, @ \mid \mathrm{X}+\mathrm{d}$ | MOV <br> @IX+d,A | $\begin{aligned} & \text { XOR } \\ & \text { A, @IX +d } \end{aligned}$ | AND <br> A,@IX+d | OR <br> A,@IX+d | MOV <br> @IX +d,\#d8 | CMP <br> @IX +d,\#d8 | CLRB <br> dir: 6 | $\left\|\begin{array}{l} \text { BBC } \\ \text { dir: } 6, \text { rel } \end{array}\right\|$ | MOVW <br> A,@IX +d | MOVW <br> @IX+d,A | MOVW <br> IX,\#d16 | $\begin{array}{r} \mathrm{XCHW} \\ \mathrm{~A}, \mathrm{IX} \end{array}$ |
| 7 | MOV A,@EP | CMP <br> A,@EP | ADDC A,@EP | SUBC <br> A,@EP | MOV <br> @EP,A | $\begin{aligned} & \text { XOR } \\ & \text { A,@EP } \end{aligned}$ | AND <br> A,@EP | OR <br> A,@EP | MOV @EP,\#d8 | CMP <br> @EP,\#d8 | CLRB dir: 7 | $\left\|\begin{array}{\|l\|} \mathrm{BBC} \\ \text { dir: } 7, \mathrm{rel} \end{array}\right\|$ | MOVW A,@EP | OVW @EP,A | MOVW EP,\#d16 | XCHW <br> A,EP |
| 8 | MOV A,R0 | CMP <br> A,R0 | $\begin{aligned} & \text { ADDC } \\ & \text { A,RO } \end{aligned}$ | SUBC <br> A,R0 | MOV R0,A | $\begin{aligned} & \mathrm{XOR} \\ & \mathrm{~A}, \mathrm{RO} \end{aligned}$ | AND A,R0 | OR <br> A,R0 | MOV <br> R0,\#d8 | CMP <br> R0,\#d8 | SETB <br> dir: 0 | BBS <br> dir: 0,rel | INC <br> R0 | $\mathrm{DEC}_{\mathrm{RO}}$ | CALLV <br> \#0 | BNC <br> rel |
| 9 | MOV A,R1 | CMP <br> A,R1 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R1 } \end{aligned}$ | SUBC <br> A,R1 | MOV <br> R1,A | $\begin{array}{\|l} \mathrm{XOR} \\ \mathrm{~A}, \mathrm{R} 1 \end{array}$ | AND <br> A,R1 | OR <br> A,R1 | MOV R1,\#d8 | CMP <br> R1,\#d8 | SETB <br> dir: 1 | BBS <br> dir: 1, rel | INC R1 | $\mathrm{DEC}_{\mathrm{R} 1}$ | CALLV <br> \#1 | BC <br> rel |
| A | MOV A,R2 | CMP <br> A,R2 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R2 } \end{aligned}$ | SUBC <br> A,R2 | MOV R2,A | $\begin{aligned} & \mathrm{XOR} \\ & \mathrm{~A}, \mathrm{R} 2 \end{aligned}$ | AND A,R2 | OR <br> A,R2 | MOV R2,\#d8 | CMP <br> R2,\#d8 | SETB dir: 2 | BBS <br> dir: 2,rel | INC <br> R2 | DEC | CALLV <br> \#2 | $\mathrm{BP}_{\text {rel }}$ |
| B | MOV A,R3 | CMP <br> A,R3 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R3 } \end{aligned}$ | SUBC <br> A,R3 | MOV <br> R3,A | $\begin{aligned} & \text { XOR } \\ & \text { A,R3 } \end{aligned}$ | AND A,R3 | OR A,R3 | MOV R3,\#d8 | CMP <br> R3,\#d8 | SETB <br> dir: 3 | BBS <br> dir: 3,rel | INC <br> R3 | DEC | CALLV <br> \#3 | $\mathrm{BN}$ <br> rel |
| C | MOV A,R4 | CMP <br> A,R4 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R4 } \end{aligned}$ | SUBC <br> A,R4 | MOV <br> R4,A | $\begin{aligned} & \mathrm{XOR} \\ & \mathrm{~A}, \mathrm{R} 4 \end{aligned}$ | AND A,R4 | OR <br> A,R4 | MOV R4,\#d8 | CMP <br> R4,\#d8 | SETB <br> dir: 4 | BBS <br> dir: 4,rel | INC <br> R4 | $\mathrm{DEC}_{\mathrm{R4}}$ | CALLV <br> \#4 | BNZ <br> rel |
| D | MOV A,R5 | CMP <br> A,R5 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R5 } \end{aligned}$ | SUBC <br> A,R5 | MOV <br> R5,A | $\begin{array}{\|l} \text { XOR } \\ \text { A,R5 } \end{array}$ | AND <br> A,R5 | OR <br> A,R5 | MOV R5,\#d8 | CMP <br> R5,\#d8 | SETB <br> dir: 5 | BBS <br> dir: 5, rel | INC <br> R5 | $\mathrm{DEC}_{\mathrm{R} 5}$ | CALLV \#5 | BZ <br> rel |
| E | MOV A,R6 | CMP <br> A,R6 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R6 } \end{aligned}$ | SUBC <br> A,R6 | MOV R6,A | $\begin{aligned} & \text { XOR } \\ & \text { A,R6 } \end{aligned}$ | AND A,R6 | OR <br> A,R6 | MOV R6,\#d8 | CMP <br> R6,\#d8 | SETB <br> dir: 6 | BBS <br> dir: 6,rel | INC <br> R6 | $\begin{array}{r} \text { DEC } \\ \mathrm{R6} \end{array}$ | CALLV <br> \#6 | BGE <br> rel |
| F | MOV A,R7 | CMP <br> A,R7 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R7 } \end{aligned}$ | SUBC <br> A,R7 | MOV <br> R7,A | $\begin{array}{\|l} \mathrm{XOR} \\ \text { A,R7 } \end{array}$ | AND A,R7 | OR <br> A,R7 | MOV <br> R7,\#d8 | CMP <br> R7,\#d8 | SETB dir: 7 | $\left\|\begin{array}{\|l\|} \hline \text { BBS } \\ \text { dir: 7,rel } \end{array}\right\|$ | INC <br> R7 | $\mathrm{DEC}_{\mathrm{R7}}$ | CALLV \#7 | BLT <br> rel |

## MB89870 Series

## MASK OPTIONS

| No. | Part number | MB89875 | MB89P875 | MB89PV870 |
| :---: | :---: | :---: | :---: | :---: |
|  | Specifying procedure | Specify when ordering masking | Set with EPROM programmer | Setting not possible |
| 1 | $\begin{aligned} & \text { Pull-up resistors } \\ & {\left[\begin{array}{l} \text { P00 to P07, P10 to P17, } \\ \text { P20 to P24, P30 to P37, } \\ \text { P40 to P47, P50 to P57 } \end{array}\right.} \end{aligned}$ | Specify by pin (in 2-pin unit for P10 to P 17 , and in 4 -pin unit for P40 to P47) | Specify by pin (in 2-pin unit for P10 to P 17 , and in 4 -pin unit for P40 to P47) | Fixed to without pullup resistor |
| 2 | Power-on reset selection With power-on reset Without power-on reset | Selectable | Selectable | Fixed to with poweron reset |
| 3 | Selection of the oscillation stabilization time initial value <br> $2^{18} / \mathrm{Fch}_{\text {ch }}$ (Approx. 26.2 ms ) <br> $2^{17} / \mathrm{Fch}$ (Approx. 13.1 ms ) <br> $2^{13} / \mathrm{Fch}_{\text {ch }}($ Approx. 0.8 ms ) <br> 24/Fch (Approx. 0 ms ) | Selectable | Selectable | Fixed to $2^{18} /$ Fch $_{\text {ch }}$ (Approx. 26.2 ms ) |
| 4 | Selection either single- or dual-clock system <br> Single clock <br> Dual Clock | Selectable | Selectable | Fixed to dual-clock system |
| 5 | Reset pin output <br> With reset output Without reset output | Selectable | Selectable | Fixed to with reset output |

Notes: • Reset is input asynchronized with the internal clock whether with or without power-on reset.

- P30 to P37 should be set to without pull-up resistor when an A/D conveter is used.
- P10 to P17, P34 to P37 should be set to without pull-up resistor when an OP amp is used.
- P40 to P47 and P23 and P24 should be set to without pull-up resistor when an LCD controller/driver is used.


## ORDERING INFORMATION

| Part number | Package | Remarks |
| :--- | :---: | :---: |
| MB89875PFV | 80-pin Plastic LQFP <br> (FPT-80P-M05) |  |
| MB89P875PFV | 80-pin Plastic QFP <br> (FPT-80P-M06) |  |
| MB89P875F | 80-pin Ceramic MQFP <br> (MQP-80C-P01) |  |
| MB89PV870CF |  |  |

## MB89870 Series

## PACKAGE DIMENSIONS

80-pin Plastic LQFP
(FPT-80P-M05)

© 1995 FUUTSU LIMTED F80008S-2C.5
Dimensions in mm (inches)


## MB89870 Series



## MB89870 Series

## FUJITSU LIMITED

## For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan
Tel: 81(44) 754-3763
Fax: 81(44) 754-3329
http://www.fujitsu.co.jp/
North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
Fax: (408) 922-9179
Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179
http://www.fujitsumicro.com/

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122
http://www.fujitsu-ede.com/
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE LTD
\#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220
http://www.fmap.com.sg/

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

## F9812

© FUJITSU LIMITED Printed in Japan

