





# IL100 IL 101

## High Speed Opto Isolators



### PACKAGE DIMENSIONS IN INCHES (MM)



### FEATURES

- Very High Speed — 65 ns (IL100)
- Typical Propagation Delay Time
- DTL/TTL Compatible — 5 V Supply
- Three State Output Logic for Multiplexing
- Built-in Schmitt Trigger to Avoid Oscillation
- Faraday Shielded Photodetector for Improved Common Mode Rejection
- U.L. Recognised (File No. E91231)

### DESCRIPTION

The IL100 and IL101 are optically coupled pairs consisting of a Gallium Arsenide Phosphide LED and a silicon monolithic integrated circuit including a photodetector. High speed digital information can be transmitted by the device while maintaining a high degree of electrical isolation between input and output. They can be used to replace pulse transformers in many digital interface applications. A built-in Schmitt Trigger provides hysteresis to reduce the possibility of oscillation.

### ABSOLUTE MAXIMUM RATINGS (25°C unless otherwise noted)

Storage Temperature.....	-55°C to +125°C
Operating Temperature .....	0°C to +70°C
Lead Solder Temperature .....	260°C for 10s (1.6 mm below seating plane)
Input-to-Output Isolation Voltage IL100 .....	+2500 V
IL101 .....	+1500 V

### Input Diode

Forward Current.....	10 mA
Reverse Voltage.....	5 V
Enable Voltage .....	5.5 V
(Not to exceed Vcc by more than 500 mV)	

### Output Transistor

Supply Voltage — Vcc.....	7 V
Current — Io .....	100 mA
Collector Power Dissipation.....	100 mW
Voltage — Vo .....	7 V

### RECOMMENDED OPERATING CONDITIONS

	Sym.	Min.	Max.	Units
Input Current, High Level	Iin (1)		10	mA
Supply Voltage, Output	Vcc	4.5	5.0	V
Fan Out (TTL Load)	N		10	
Operating Temperature	TA	0	70	°C

ISOCOM INC., 274 E HAMILTON AVENUE, SUITE F, CAMPBELL, CALIFORNIA 95008 U.S.A.

Phone: (408) 370-2212 Telex: 595933

ISOCOM LIMITED, PROSPECT WAY, PARK VIEW INDUSTRIAL ESTATE, BRENTA ROAD, HARTLEPOOL, CLEVELAND, ENGLAND

Telephone: (0429) 221431 Telex: 58470 ISOCOM G

## ELECTRICAL CHARACTERISTICS (Over recommended temperature 0°C to 70°C unless specified).

ISOCOM INC

75 DE 4886510 0000082 1

Parameter		Min.	Typ.	Max.	Units	Test Conditions	Fig.	Note
V <sub>OUT(0)</sub> : Logic (0) Output Voltage	IL101 IL100		0.4 0.4	0.6 0.6	V	V <sub>CC</sub> = 5.5V, V <sub>G</sub> = 2.4V, I <sub>IN</sub> = 10 mA, I <sub>OUT</sub> (sinking) = 16 mA V <sub>CC</sub> = 5.5V, V <sub>G</sub> = 2.4V, I <sub>IN</sub> = 5 mA, I <sub>OUT</sub> (sinking) = 16 mA		
I <sub>G(0)</sub> : Logic (0) Gate Current			-1.6	-2.0	mA	V <sub>CC</sub> = 5.5V, V <sub>G</sub> = 0.5V		
I <sub>G(1)</sub> : Logic (1) Gate Current			0		mA	V <sub>CC</sub> = 5.5V, V <sub>G</sub> = 0.5V		
I <sub>CC(1)</sub> : Logic (1) Supply Current		18	22		mA	V <sub>CC</sub> = 5.5V, V <sub>G</sub> = 0.5V, I <sub>IN</sub> = 0		
I <sub>CC(0)</sub> : Logic (0) Supply Current		18	22		mA	V <sub>CC</sub> = 5.5V, V <sub>G</sub> = 0.5V, I <sub>IN</sub> = 10 mA		
I <sub>CC</sub>		13	16		mA	V <sub>CC</sub> = 5.5V, V <sub>G</sub> = 2.4V, I <sub>IN</sub> = 0		
I <sub>CC</sub>		17	21		mA	V <sub>CC</sub> = 5.5V, V <sub>G</sub> = 2.4V, I <sub>IN</sub> = 10 mA		
BVI <sub>O</sub> : Insulation Voltage (Input to Output)	IL101 IL100	1500 2500			V V	T <sub>A</sub> = 25°C		5
R <sub>IO</sub> : Resistance		10			ohm	V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C		5
C <sub>IO</sub> : Capacitance			0.6	0.8	pF	f = 1 MHz, T <sub>A</sub> = 25°C		5
CMRV (1): Common Mode Rejection Voltage to Logical (0) Level			60		VACpp	f = 10 MHz, R <sub>L</sub> = 350 ohm, T <sub>A</sub> = 25°C V <sub>OUT</sub> (min.) = 2 V, I <sub>IN</sub> = 0 mA		6
CMRV (0): Common Mode Rejection Voltage to Logical (1) Level			60		VACpp	f = 10 MHz, R <sub>L</sub> = 350 ohm, T <sub>A</sub> = 25°C, V <sub>OUT</sub> (max.) = 0.6 V, I <sub>IN</sub> = 7.5 mA		6
CTR: Current Transfer Ratio		1000			%	I <sub>IN</sub> = 5.0 mA, V <sub>CC</sub> = 5 V, R <sub>L</sub> = 100 ohms, T <sub>A</sub> = 25°C		7
V <sub>F</sub> : Forward Voltage		1.2	1.5	1.75	V	I <sub>IN</sub> = 10 mA, T <sub>A</sub> = 25°C	1	8
BVR: Reverse Breakdown Voltage		5			V	I <sub>R</sub> = 10 μA, T <sub>A</sub> = 25°C		
C <sub>IN</sub> : Capacitance			25		pF	V = 0, f = 1 MHz, T <sub>A</sub> = 25°C		
I <sub>IN(1)</sub> : Logic (1) Input Current to Ensure Logic (0) Output		5			mA			1, 2
I <sub>IN(0)</sub> : Logic (0) Input Current to Ensure Logic (1) Output				250	μA			1, 2
V <sub>G(1)</sub> : Logic (1) Gate Voltage		2.0			V			
V <sub>G(0)</sub> : Logic (0) Gate Voltage				0.8	V			
I <sub>OUT</sub> (off)		-100		+100	μA	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 1.5 V, V <sub>G</sub> = 0, I <sub>IN</sub> = 0, 10 mA		

SWITCHING CHARACTERISTICS (at T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V)

Parameter		Typ.	Max.	Units	Test Conditions	Fig.	Note
t <sub>PD(1)</sub> : Propagation Delay Time to Logical (1) Level	IL100 IL101	65 100	75 200	ns ns	R <sub>L</sub> = 350 Ω, C <sub>L</sub> = 15 pF, I <sub>IN</sub> = 7.5 mA R <sub>L</sub> = 350 Ω, C <sub>L</sub> = 15 pF, I <sub>IN</sub> = 10 mA		1 1
t <sub>PD(0)</sub> : Propagation Delay Time to Logical (0) Level	IL100 IL101	65 100	75 200	ns ns	R <sub>L</sub> = 350 Ω, C <sub>L</sub> = 15 pF, I <sub>IN</sub> = 7.5 mA R <sub>L</sub> = 350 Ω, C <sub>L</sub> = 15 pF, I <sub>IN</sub> = 10 mA		2 2
t <sub>r-tr</sub> : Output Rise-Fall Time (10-90%)	IL100	15		ns	R <sub>L</sub> = 350 Ω, C <sub>L</sub> = 15 pF, I <sub>IN</sub> = 7.5 mA		
t <sub>G(1)</sub> : Propagation Delay Time of Gate V <sub>G</sub> (1) to V <sub>G</sub> (0)	IL100	15		ns	R <sub>L</sub> = 350 Ω, C <sub>L</sub> = 15 pF, I <sub>IN</sub> = 7.5 mA. V <sub>G</sub> (1) = 2 V, V <sub>G</sub> (0) = 0.5 V		3
t <sub>G(0)</sub> : Propagation Delay Time of Gate V <sub>G</sub> (0) to V <sub>G</sub> (1)	IL100	15		ns	R <sub>L</sub> = 350 Ω, C <sub>L</sub> = 15 pF, I <sub>IN</sub> = 7.5 mA, V <sub>G</sub> (1) = 2 V, V <sub>G</sub> (0) = 0.5 V		4

## OPERATING PROCEDURES AND DEFINITIONS:

Logic Convention — The IL100 and IL101 are defined in terms of positive logic.  
Bypassing — A ceramic capacitor (.01 μF min.) should be connected from pin 8 to pin 5. Its purpose is to stabilize the operation of the switching amplifier. Failure to provide the bypassing may impair the switching properties.


Polarities — All voltages are referenced to network ground (pin 5). Current flowing toward a terminal is considered positive.

Gate Input — No external pull-up required for a logic (1).

## NOTES:

1. The t<sub>PD(1)</sub> propagation delay is measured from the 3.75 mA point on the trailing edge of the input pulse to the 1.5 V trailing edge of the output pulse.
2. The t<sub>PD(0)</sub> propagation delay is measured from the 3.75 mA point on the leading edge of the input pulse to the 1.5 V leading edge of the output pulse.
3. The t<sub>G(1)</sub> gate propagation delay is measured from the 1.5 V point of the trailing edge of the input pulse to the 1.5 V point on the trailing edge of the output pulse.
4. The t<sub>G(0)</sub> gate propagation delay is measured from the 1.5 V point on the input pulse to the 1.5 V point on the leading edge of the output pulse. The input diode is DC biased to 10 mA (I<sub>IN</sub>(1)).
5. Pins 2 and 3 shorted together, and pins 5, 6, 7 and 8 shorted together.
6. CMRV (1) is the maximum tolerable common mode voltage to assure that the output will remain in a logic (1) state (V<sub>OUT</sub> > 2.0V). CMRV (0) is the maximum tolerable common mode voltage to assure that the output will remain in a logic (0) state (V<sub>OUT</sub> < 0.6V).
7. DC Current Transfer Ratio is defined as the ratio of the output collector current to the forward bias input current times 100%.
8. At 10 mA V<sub>F</sub> decreases with increasing temperature at the rate of 1.6 mV/°C.

## 1. INPUT DIODE FORWARD CHARACTERISTICS





## 2. INPUT-OUTPUT CHARACTERISTICS



Truth Table  
(positive Logic)

Input*	Enable	Output
1	1	0
0	1	1
1	0	Off
0	0	Off





\*See definition of terms for logic state



3

3. TEST CIRCUIT FOR  $t_{pd}(0)$  AND  $t_{pd}(1)$ 

## 4. RESPONSE DELAY BETWEEN TTL GATES

5. TEST CIRCUIT FOR  $t_E(0)$  AND  $t_E(1)$ 

## 6. TYPICAL COMMON MODE REJECTION CHARACTERISTICS AND CIRCUIT

