

- C1-44数 1 接続。

# **ADS-111** 12-Bit, 500 KHz, LowPower Sampling A/D Converter

## **FEATURES**

- 12-Bit resolution
- · Internal Sample/Hold
- 500 KHz minimum throughput
- Functionally completeSmall 24-pin DIP
- · Low-power, 1.4 Watts
- · Three-state output buffers

## GENERAL DESCRIPTION

DATEL's ADS-111 is a 12-bit, functionally complete, sampling A/D converter that is packaged in a space-saving 24-pin ceramic DIP. A minimum throughput rate of 500 KHz is achieved while only dissipating 1.4 Watts.

Manufactured using thick-film and thinfilm hybrid technology, the ADS-111's exclusive performance is based upon a digitally-corrected subranging architecture.


DATEL further enhances this technology by using a proprietary chip and unique laser trimming schemes. Figure 1 is a simplified block diagram of the ADS-111.

The ADS-111 features two pinprogrammable analog input voltage ranges: 0 to +10V and ±5V. The input impedance is specified at 15 M Ohms. The ADS-111 is also guaranteed to have no missing codes over the operating temperature range.

All digital inputs and three-state outputs are TTL- and CMOS-compatible. Output coding can be in straight binary/offset binary or complementary binary/ complementary offset binary.

The power requirements are ±15V dc and +5V dc. The ADS-111 is available in the commercial 0 degrees Celsius to +70 degrees Celsius and military -55 degrees Celsius to +125 degrees Celsius operating temperature range.

Typical applications include spectrum, transient, vibration and waveform analysis. This device is also ideally suited for radar, sonar, video digitization, medical instrumentation and high-speed data acquisition systems. For information on high reliability screening, contact DATEL.



(33,3)

13

14

15

16

17

18

19

20

21

22

23

24

+5V

ĒOC

**DIGITAL GROUND** 

START CONVERT

**ENABLE** (1-12)

ANALOG INPUT

ANALOG GROUND

COMP BIN

**BIPOLAR** 

+10V REF

+15V

-15V

SPACES

AT 0.100

(2,5)

VIEW

0.600

(15,2)

24

NOTE: Pins have a 0.025 inch, 0.01

stand-off from case.

1-224



465

-65 - +150 °C

24-pin hermetic sealed, ceramic DIP

0.010 x 0.018 inch Kovar

0.42 ounces (12 grams)

nSec.

# ABSOLUTE MAXIMUM RATINGS

PARAMETERS	LIMITS	UNITS
+15V Supply (Pin 22)	0 to +18	Volts do
-15V Supply (Pin 24)	0 to -18	Volts do
+5V Supply (Pin 13) Digital inputs	-0.5 to +7.0	Volts dc
(Pins 16, 17, 18)	-0.3 to +6.0	Volts dc
Analog Input (Pin 19)	-15 to +15	Volts dc
Lead Temp.(10 Sec.)	300 max	<b>℃</b>

# FUNCTIONAL SPECIFICATIONS

Apply over the operating temperature range and over the operating power supply range unless otherwise specified.

ANALOG INPUTS	MIN.	TYP.	MAX.	UNITS
Input Veltage Range ADS-111(See Table 4 also) Input Impedance Input Capacitance	- 5.0	±5 0 to +10 15.0 3	- - - 5	Volts dc Volts dc M Ohms pf
DIGITAL INPUTS				
Logic Levels Logic "1" Logic "0" Logic Loading "1" Logic Loading "0"	2.0 - - -	- - -	0.8 2.5 -100	Volts dc Volts dc µA µA
A/D PERFORMANCE				
Integral Non-Linearity +25 °C	- - -	±1/2 ±1/2 -	±3/4 ±3/4 ±3	LSB LSB LSB
Integral Non-Lin.	-	±5	±10	ppm/°C
Differential Non-Linearity +25 °C	- - -	±1/2 ±1/2	±3/4 ±3/4 ±1	LSB LSB LSB
Differential Non-Lin. Tempco Full Scale Absolute Accuracy	-	_	±2.5	ppm/°C
+25 °C	- - -	±5 ±6 ±10	±10 ±18 ±32	LSB LSB LSB
+25 °C (See Tech Note 1) Unipolar Zero Tempco. Bipolar Zero Error,	-	±3 ±15	±5 ±30	LSB ppm/°C
+25 °C (See Tech Note 1)  Bipolar Zero Tempco  Bipolar Offset Error,	<del>-</del>	±3 ±5	±5 ±8	LSB ppm/℃
+25 °C (See Tech Note 1)  Bipolar Offset Tempco Gain Error, +25 °C  (See Tech Note 1)	<del>-</del>	±4 ±20 ±4	±8 ±40 ±8	LSB ppm/℃ LSB
Gain Tempco	-	±20	±40	bbun∖₀C
Conversion Times +25 °C	- - -	- - -	1.0 1.0 1.15	μSec. μSec. μSec.
No Missing Codes (12 Bits)	Over th	ne Operatin	g Temp.	Range.

	<del></del>			
OUTPUTS	MIN.	TYP.	MAX.	UNITS
Logic Levels				
Logic "1"	2.4	l –	l –	Volts dc
Logic "8"		_	0.4	Volts dc
Logic Loading "1"	l –	_	-160	μA
Logic Loading "0"	_	-	6.4	mΑ
Internal Reference				
Voltage, +25 °C	+9.98	+10.0	+10.02	Volts dc
Drift	_	±5	±30	ppm/°C
External Current	-	-	1.5	mA
Resolution Output Coding		12	Bits	
(Pin 18 Hi) (Pin 18 Low)	Straight binary/offset binary Complementary binary Complementary offset binary			ry
SAMPLE/HOLD PERFOR	MANCE		-	
Slew Rate	T _ T	90		V/μSec.
Aperture Delay Time	1 - I	20	_	nSec.
Aperture Uncertainty	- 1	±100	-	pSec.
S/H Acquisition Time to 0.01% (10V step)				<b>F</b> = 00.
+25 °C	I - I	_	715	nSec.
0 °C to +70 °C	I - I	_ 1	765	nSec.
-55 °C to +125 °C	I _	_ 1	900	nSec.
(5)				

Power Supply Range +15V dc Supply15V dc Supply +5V dc Supply Current +15V dc Supply15V dc Supply +5V dc Supply Power Dissipation Power Supply Rejection	+14.25 -14.25 +4.5 - - - -	+15.0 -15.0 +5.0 +38 -36 +66 1.4	+15.75 -15.75 +5.5 +43 -44 +75 1.75 0.01	Volts dc Volts dc Volts dc mA mA Watts %FSR/%V
PHYSICAL/ENVIRONME	NTAL	,		
Operating Temp. Range -MCMM	0 -55	Ţ	+70 +125	သို

## TECHNICAL NOTES

Range.....

Pins

Weight

Package Type......

(Sinusoidal Input)..........
POWER REQUIREMENTS

Applications which are unaffected by endpoint errors or remove them through software will use the typical connections shown in Figure 4. Remove system errors or adjust the small initial errors of the ADS-111 to zero using the optional external circuitry shown in Figure 3. The external adjustment circuit has no affect on the throughput rate.

DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1194/TEL (508) 339-3000/TLX 174388/FAX (508) 339-6356

<sup>\* +5</sup>V power usage at 1 TTL logic loading per data output bit.



- When the optional external adjustment circuitry is used, additional input ranges are available. Refer to Figure 3 and Table 4.
- 3. Rated performance requires using good high-frequency circuit board layout techniques. The analog and digital grounds are not connected internally. Avoid ground-related problems by connecting the digital and analog grounds to one point, the ground plane beneath the converter (versus at the power supply terminals when the power supplies are located some distance from the ground plane).

Due to the inductance and resistance of the power supply return paths, return the analog and digital ground separately to the power supplies. This prevents contamination of the analog ground by noisy digital ground currents.

- Bypass the analog and digital supplies and the +10V reference (pin 21) to ground with a 4.7 μF, 25V tantalum electrolytic capacitor in parallel with a 0.1 μF ceramic capacitor. Bypass the +10V reference (pin 21) to analog ground (pin 23).
- 5. Obtain straight binary/offset binary output coding by tying COMP BIN (pin 18) to +5V dc or leaving it open. The device has an internal pull-up resistor on this pin. To obtain complementary binary or complementary offset binary output coding, tie the COMP BIN pin to ground. The COMP BIN signal is compatible to CMOS/TTL logic levels for those users desiring logic control of this function.
- To obtain three-state outputs, connect ENABLE (pin 17) to a logic "0" (low). Otherwise, connect ENABLE (pin 17) to a logic "1" (high).

## THEORY OF OPERATION

This theory of operation describes the ADS-111's function in conjunction with its internal sample-and-hold amplifier for digitizing sinusoidal signals. The ADS-111 employs a subranging A/D conversion architecture with digital error correction. Also known as a two-step method of conversion, this technique uses a single 7-bit flash converter twice in the conversion process to yield a final resolution of 12 bits. Refer to the connection diagram, block diagram, and timing diagram as needed.

The ADS-111 guarantees a 500 KHz throughput rate over the temperature range when the START CONVERT pulse of 200 nanoseconds is provided at a 500 KHz rate. The 500 KHz rate is based upon sinusoidal input frequencies up to those specified in the harmonic distortion specifications. The acquisition time for pulse or DC level signals is longer and listed under the acquisition specifications (10V step).

The ADS-111 is in the sample mode when the internal S/H̄ CONTROL is high (S/H̄ is in the high state on power-up). The START CONVERT pulse should be given at a time delay equal to the desired acquisition time minus the 10 nanosecond delay from START CONVERT high to S/H̄ CONTROL low. This assures the sample-hold has the minimum required acquisition time for the particular application mode. Sinusoidal inputs being digitized by utilizing a repetitive START CONVERT pulse will automatically give the appropriate acquisition time when continuously sampling.

Upon going into the hold mode, there will be a 225 nanosecond delay before EOC goes high and the A/D conversion begins. This consists of the remaining 190 nanoseconds of the START CONVERT (10 nanoseconds is part of the acquisition time) and a 35 nanosecond maximum delay from START CONVERT low to EOC high. The hold mode settling time and input settling time requirements required for the first pass of the A/D conversion are met when observing this time.

3.00

After conversion is initiated, switch S1 of the ADC closes and S2 opens. The analog input, having been configured for the appropriate input range, is buffered and then digitized by the 7-bit flash ADC to determine the seven most significant bits. The seven bits of data are then stored in a register and provided to the input of a 7-bit digital-to-analog converter. The DAC has 13 bits of linearity.

When the first pass finishes, S2 closes and S1 opens. The output of the DAC is then subtracted from the analog input. The result is a voltage difference between the first 7-bit digitization and the analog input. This voltage difference is amplified and converted by the 7-bit ADC. The result of this second conversion is then latched to determine the least 7 significant bits. The outputs from the two registers are then combined by the digital correction logic to produce a 12-bit word. EOC goes low, indicating the conversion is complete, and the output passes to the three-state output buffers.

Once the second step of the flash ADC is finished, the analog input can change even though the conversion cycle has not been completed (EOC going low). The sample/hold control output goes high shortly before EOC goes low, indicating that the S/H is back sampling the input. This feature improves the overall throughput rate of the ADS-1111.

Data from the previous conversion is valid and capable of being latched 20 nanoseconds after the falling edge of  $\overline{EOC}$  and remains valid for 1300 nanoseconds. Data from the new conversion is valid a minimum of 20 nanoseconds after the next  $\overline{EOC}$  low transition. There is a 10 nanosecond maximum delay after the three-state output buffers are enabled before the data is valid at the device output.

The overall throughput rate over temperature of the ADS-111 for sinusoidal inputs consists of 465 nanoseconds for the acquisition time, 225 nanoseconds for the START CONVERT and min-max propagation delays, and 1150 nanoseconds for the A/D conversion. An internal function reduces this cumulative time by 30 nanoseconds by putting the sample/hold back into the sample mode 30 nanoseconds before EOC goes low. A throughput time of 1810 nanoseconds is obtained and the minimum throughput rate of 500 KHz is easily met.

Combining the A/D and S/H in one device allows the ADS-111 to guarantee a throughput rate of 500 KHz over the -55 degrees Celsius to +125 degrees Celsius temperature range for the complete system. Retriggering of the START CONVERT pulse before EOC goes low will not initiate a new conversion.




Figure 2. ADS-111 Timing Diagram

# TIMING

1-226

Figure 2 shows the relationship between the various input signals. The timing shown in Table 1 applies over the operating temperature range and over the operating power supply range. These times are guaranteed by design.

Table 1. Signal Timing Summary

Table 1. Signal Tilling Summary			
LINE	DURATION		
START CONVERT Pulse Width	200 nSec. minimum		
Analog Input Settling Time	600 nSec. minimum		
START CONVERT Low to EOC High Propagation Delay	35 nSec. maximum		
EOC Low to Previous Output Data Invalid	1320 nSec. minimum		
Data Valid After EOC goes Low	20 nSec. maximum		
ENABLE to Output Data Valid Propagation Delay	10 nSec. maximum		
EOC Low to START CONVERT High (Sinusoidal Inputs)	425 nSec. minimum		

#### INPUT CONNECTIONS

Table 2. ADS-111 Input Range Selection

INPUT RANGE	INPUT PIN	TIE TOGETHER
±5V dc	Pin 19	Pin 20 to PIN 21
0 to +10V dc	Pin 19	Pin 20 to GROUND

Table 3a. Zero and Gain Adjust, Unipoler Opertion

UNIPO	LAR FSR	ZERO ADJUST + 1/2 LSB	GAIN ADJUST +FS - 1 1/2 LSB
0 to +1	0V dc	+1.22mV dc	+9.9963V dc

Table 3b. Zero and Gain Adjust, Bipolar Operation

BIPOLAR FSR		GAIN ADJUST +F8 + 1:1/2 LSB
±5V dc	+1.22mV dc	+4.9963¥ dc

## CALIBRATION PROCEDURE

Should removal of system errors or the small initial errors be desired, adjustment is accomplished as follows:

 Connect the converter per Figure 3, Figure 4, and Table 2 for the appropriate full-scale range (FSR). Apply a pulse of 200 nanoseconds minimum to the START CONVERT input (pin 16) at a rate of 250 KHz. This rate is chosen to reduce flicker if LED's are used on the outputs for calibration purposes.

DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1194/TEL (508) 339-3000/TLX 174388/FAX (508) 339-6356



## Calibration con't.

#### 2. Zero Adjustments

Apply a precision voltage reference source between the amplifier's analog input and ground. Adjust the output of the reference source per Tables 3a and 3b for the unipolar zero adjustment (+ 1/2 LSB) or the bipolar zero adjustment (zero +1/2 LSB). For unipolar, adjust the zero trimming potentiometer so that the output code flickers equally between 0000 0000 0000 and 0900 0000 0001 with the COMP BIN (pin 18) tied high (straight binary) or between 1111 1111 and 1111 1111 1110 with the COMP BIN (pin 18) tied low (complementary binary).

For bipolar operation, adjust the potentiometer such that the code flickers equally between 1000 0000 0000 and 1000 0000 001 with COMP BIN (pin 18) tied high (offset binary) or between 0111 1111 1111 and 0111 1111 1110 with COMP BIN (pin 18) tied low (complementary offset binary).

## 3. Full-Scale Adjustment

Set the output of the voltage reference used in step 2 to the value shown in Table 3a or 3b for the unipolar or bipolar gain adjustment (+FS -1 1/2 LSB). Adjust the gain trimming potentiometer so that the output code flickers equally between 1111 1111 1110 and 1111 1111 for COMP BIN (pin 18) tied high or between 0000 0000 0001 and 0000 0000 0000 for COMP BIN (pin 18) tied low.

To confirm proper operation of the device, vary the precision reference voltage source to obtain the output coding listed in Tables 6 and 7.

Table 4. Input Ranges (using external calibration)

INPUT RANGE	R1	R2	UNIT
0 to +10V, ±5V	2 2 2	2	K Ohms
0 to +5V, ±2.5V		6	K Ohms
0 to +2.5V, ±1.25V		14	K Ohms

Figure 4. Typical ADS-111
Connection Diagram





Figure 3. Optional Calibration Circuit

The performance characteristics shown in Table 5 apply over the operating temperature range and over the operating power supply range unless otherwise specified. These characteristics are guaranteed by design.

**Table 5. Dynamic Performance** 

Throughput Rate	MIN	TYP	MAX	UNITS
(Changing Inputs) +25℃	500	600	_	KHz
0°€ 16+70°€	500	600	l _	KHz
-55 C to +125 °C	500	-	-	KHz
A/D Conversion Time				
+25℃	- 1	l –	1.0	μSec. μSec. μSec.
0 °C to +70 °C	l –	-	1.0	μSec.
-55 C to +125 °C	-	-	1.15	μSec.
Total Harmonic Distortion				
DC to 100 KHz at Vin ≤5V p-p	-65	-70	l –	dB
DC to 60 KHz at Vin = 10V p-p	-65	-70	-	dB



DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1194/TEL (508) 339-3000/TLX 174388/FAX (508) 339-6356

**Table 6. Output Coding for Bipolar Operation** 

BIPOLAR SCALE	INPUT RANGE (Volts dc) ±5V	OFFSET BINARY	CODING COMP. OFFSET BINARY MSB LSB
+FS -1 LSB	+4.9976V	1111 1111 1111	9000 0000 0000
+3/4 FS	+3.7500V	1110 0000 0000	0001/1111/1111
+1/2 FS	+2.5000V	1100 0000 0000	0011 1111 1111
0	0.0000V	1000 0000 0000	0111 1111 1111
-1/2 FS	-2.5000V	0100 0000 0000	1011 1111 1111
-3/4 FS	-3.7500V	0010 0000 0000	1101 1111 1111
-FS +1 LSB	-4.9976V	0000 0000 0001	1111 1111 1110
-FS	-5.0000V	0000 0000 0000	1111 1111 1111

Table 7: Output Coding for Unipolar Operation

UNIPOLAR SCALE	(Volts dc) 0 to +10V	OUTPUT STRAIGHT BINARY MSB LSB	
+FS-1LSB 7/8 FS 3/4 FS 1/2 FS 1/4 FS 1/8 FS 1 LSB 0	+9.9976V +8.7500V +7.5000V +5.0000V +2.5000V +1.2500V +0.0024V 0.0000V	1111 1111 1111 1110 0000 0000 1100 0000 0000 1000 0000 0000 0110 0000 0000 0010 0000 0001 0000 0000 0001	0000 0000 0000 0001 1111 1111 0011 1111 1111 1011 1111 1111 1011 1111 1111 1101 1111 1111 1111 1111 1110 1111 1111 1111

## ORDERING INFORMATION

MODEL NUMBER OPERATING TEMP. RANGE

SEAL

ADS-111MC

ADS-111MM

0 °C to +70 °C -55 °C to +125 °C Hermetic Hermetic

# ACCESSORIES

Part Number Description

TP10K \* TP50\* Trimming Potentiometer Trimming Potentiometer

Receptacle for PC board mounting can be ordered through AMP Inc., Part # 3-331272-8 (Component Lead Socket), 24 required.

For high reliability versions of the ADS-111 contact DATEL.

<sup>\*</sup> Only required if optional external calibration circuitry is used.