INTERNATIONAL CMOS TECHNOLOGY, INC.

93C46 1,024-Bit Serial (5V only) CMOS Electrically Erasable **Programmable Read Only Memory (EEPROM)**

Features

■ Advanced CMOS EEPROM Technology

Read/Write Non-volatile Memory

- Single 5V supply operation
- 1,024 bits, 64 x 16 organization
- Versatile, easy to use serial data interface

■ Low Power Consumption

- 3mA max Active
- 1mA max Standby, TTL interface
- 100μA max Standby, CMOS interface

Special Features

- Automatic write cycle time-out
- Ready/Busy status signal
- Software controlled write protection

■ Ideal For Low-Density Data Storage

- Low cost, space saving, 8-pin package
- Commercial, industrial, & military versions
- Interfaces with popular microcomputers (ie., COP4XX, 8048, 8049, 8051, 8096, 6805, 6801, TMS1000, Z8)

■ Application Versatility

Alarms, Electronic Locks, Appliances, Terminals, Smart Cards, Robotics, Meters, Telephones, Tuners, etc.


■ Reliability

- 10,000 or 100,000 erase/write cycles
- Over 40 year data retention

General Description

The ICT 93C46 is a 1,024-bit, 5V-only, serial read/write, non-volatile memory device fabricated using an advanced CMOS EEPROM technology. Its 1,024 bits of memory are organized into 64 registers each. Each register is individually addressable for serial read or write operations. A versatile serial interface consisting of chip select, clock, datain and data-out, can easily be controlled by popular microcomputers (ie., COP4XX, 8048, 8049, 8051, TMS1000,Z8) or standard 6805, 6801, microprocessors.

Low power consumption, low cost, and space efficiency make the ICT 93C46 an ideal candidate for high volume, low density data storage applications. Special features of the 93C46 include: automatic write time-out, ready/busy status signal, software controlled write protection, and ultra-low standby power mode when deselected (CS low). Additionally, the 93C46 offers functional compatibility with existing NMOS serial EEPROMs. The 93C46 is designed for applications requiring 10,000 or 100,000 erase/write cycles per register.





Function Description

Device Operation

The ICT 93C46 is a serial 1,024-bit non-volatile memory device organized as 64 registers by 16 bits. Each register is independently addressable for read, write, or erase operations. Seven, 9-bit instructions control the operation of the device. These instructions are clocked into the data input (DI) pin in a serial fashion as controlled by the chip select (CS) and serial data clock (SK) inputs. The instructions include: read; write; erase; erase/write enable; erase/write disable; write all; and erase all registers.

The format of each 9-bit instruction-starting with the most significant bit-is as follows: start bit (logical "1"); a two-bit op code; and an eight-bit address. The DO pin is normally in a high-impedance state, except when reading data from the device, or when checking the BUSY/READY status after a programming operation. The BUSY/READY status can be determined after a programming operation by selecting the device (CS high) and polling the DO pin. DO low indicates that the programming operation is not completed, while DO high indicates that the device is ready for the next operation. DO will return to the high-impedance state when the next instruction is initiated.

The 93C46 operates on a single supply voltage, which may range from 4.5 Volts to 5.5 Volts, and will generate, on chip, the high voltage required for any programming operation.

Read (READ)

The read (READ) instruction outputs serial data on the DO pin. After a read instruction is received, the instruction and the address are decoded. Then data is transferred from the selected memory register to a 16-bit shift register and DO comes out of the high-impedance state. After sending a dummy bit (logical "0"), the 16-bit data string is shifted out of the device. The DO transitions occur on the rising edge of the clock and the data is stable after the specified delay tpo or tpD1.

Erase/Write Enable and Disable (EWEN and EWDS)

The 93C46 powers up in the programming-disable state. Any programming after power-up, or following a write disable (WDS) instruction, must first be preceded by a write enable (WEN) instruction. Once enabled, programming remains enabled until a write disable (WDS) instruction is executed or power is removed from the device. The write disable instruction disables all programming functions of the 93C46 and can be used to prevent accidentally disturbing

data in the device. Data can be read from the 93C46 regardless of the programming enable/disable status.

Erase (ERASE)

It is necessary to erase each register (all bits set to logical "1") before writing to it (certain bits set to logical "0"). After receiving the erase instruction, CS (chip select) must be held low for a minimum period specified by tcs. After inputting an erase instruction, the falling edge of CS initiates the self-timed write cycle. After observing tcs, the READY/BUSY status of the device can be determined by selecting the device and polling the DO pin.

Write (WRITE)

The write instruction (opcode plus address to be written to) is followed by 16 bits of data to be written into the specified address. After the last bit of data (Do) has been clocked into the DI pin, the CS (chip select) must be brought low before the next rising edge of the SK clock and held low for the minimum period specified by tcs. The falling edge of CS initiates the self-timed programming cycle. It is not necessary to clock the SK pin after initiating the self-timed write mode. The READY/BUSY status of the device can be determined by selecting the device and polling the DO pin.

Write All (WRAL)

The write-all (WRAL) instruction simultaneously programs all registers with the data pattern specified in the instruction. After receiving the write-all instruction and 16 bits of data, CS (chip select) must be held low for a minimum period specified by tcs. The falling edge of CS initiates the self-timed write cycle. It is not necessary to clock the SK pin after initiating the self-timed write-all mode. The BUSY/READY status of the device can be determined by selecting the device and polling the DO pin.

Erase All (ERAL)

Entire chip erasing is provided for ease of programming. The erase-all (ERAL) instruction simultaneously programs every bit on the chip to a logical "1". After receiving the erase-all instruction, CS (chip select) must be held low for a minimum period specified by tcs. The falling edge of CS initiates the self-timed write cycle. It is not necessary to clock the SK pin after initiating the self-timed erase-all mode. The BUSY/READY status of the device can be determined by selecting the device and polling the DO pin.



Absolute Maximum Ratings

Exposure to absolute maximum ratings over extended periods of time may affect device reliability. Exceeding absolute maximum ratings may cause permanent damage

Symbol	Parameter	Conditions	Rating	Unit	
Vcc	Supply Voltage	Relative to GND	- 0.6 to +7.0	V	
Vio	Voltage Applied to Any Pin	Relative to GND	- 0.6 to Vcc + 0.6	V	
Тѕт	Storage Temperature		- 65 to + 150	.c	
TLT	Lead Temperature	Soldering 10 seconds	+ 300	.c	

Operating Ranges		Commercial		Industrial		Military		
Symbol	Parameter	93C46		93C46 I		93C46 M		Unit
		Min	Max	Min	Max	Min	Max	Ì
Vcc	Supply Voltage	4.5	5.5	4.5	5.5	4.5	5.5	٧
TA	Ambient Temperature ¹	0	+ 70	- 40	+ 85	- 55	+ 125	.c

DC and AC Electrical Characteristics Over the operating range

Symbol	Parameter	Conditions	93C46		93C46 I		93C46 M		Unit
	Parameter	Conditions	Min	Мах	Min	Мах	Min	Max	
lcc	Power Supply Current, Active, TTL/CMOS Interface	V _{CC} = 5.5V, CS=SK=V _{IH} DO = Open, f = 250 KHz		3		6		7	mA
ICCSB1	Supply Current, Standby, TTL/CMOS Interface	Vcc = 5.5V, CS = V _{IL} DO = Open		1		3		3	mA
ICCSB2	Supply Current, Standby, CMOS interface			100		100		100	μА
ViH	Input HIGH Level		2.0	Vcc+1	2.0	Vcc+1	2.0	Vcc+1	٧
VIL	Input LOW Level		- 0.1	8.0	- 0.1	0.8	- 0.1	0.8	٧
Vон	Output HIGH Voltage	$I_{OH} = -0.4mA$	2.2		2.2		2.2		٧
Vol	Output LOW Voltage	IoL = 2.1mA		0.4		0.4		0.4	V
ILI	Input Leakage Current	VIN = 5.5V		10		10		10	μΑ
ILO	Output Leakage Current	V _O =5.5V, CS=0, V _{CC} ≤ 5.5V		10		10		10	μΑ
tskp	SK Period		4	0	4	0	4_	0	μs
tskw	SK Pulse Width	High or Low	1		1		1		μs
tcss	CS High to SK High Delay		200	<u> </u>	200		200	<u> </u>	ns
tcsн	SK Low to CS Low Delay		0	<u> </u>	0		0		ns
tois	Data Setup Time (Write)		400	<u> </u>	400		400	<u> </u>	ns
tDIH	Data Hold Time (Write)		400		400		400		ns
tPD1	Serial Clock to Output	C _L = 100pF, V _{OL} = 0.8V,		2		2		2	μs
tppo	Delay	$V_{OH} = 2.0V, V_{1L} = 0.45V,$ VIH = 2.4V							<u> </u>
tE/W	Self-timed Program Cycle ²			10		10	<u> </u>	10	ms
tcs	Min CS Low Time		1		1	<u> </u>	1_	<u> </u>	μs
tsv	CS to Status Valid	CL = 100pF		1		1		1	μs
toн, tıн	Falling Edge of CS to DO High Impedence			400		400		400	ns


Notes

- 1. ICT's E² devices are designed to endure 10,000 or 100,000 (93C46E) Erase/Write cycles and to retain data for at least forty years while operating at 55°C. ICT's standard test flow verifies at least ten years of data retention for Commercial and Industrial temperature devices and at least two years data retention for Military temperature devices. Data retention verification is performed on 100% of the units being shipped. Cycling endurance is verified by lot sample testing.
- 2. Although the 93C46 self-timed program cycle allows software delay loops to be used to achieve the necessary Erase/Write delay, using the Ready/Busy feature is recommended instead. Using the Ready/Busy feature allows faster response time since TE/W will typically be less than the maximum specification.


Instruction set for the 93C46

Instruction	on Start Bit Opcode		Address	Data	Comments		
READ	1	10	A5A4A3A2A1A0		Read address		
WRITE	1	01	A5A4A3A2A1A0	D ₁₅ - D ₀	Write to address		
ERASE	ERASE 1 11 A5A		A5A4A3A2A1A0		Erase address		
EWEN	1	00	1 1 X X X X		ERASE/WRITE enable		
EWDS	1	00	0 0 X X X X		ERASE/WRITE disable		
ERAL	1	00	10 XXXX		Erase all addresses		
WRAL	1	00	0 1 X X X X	D ₁₅ - Do	Write all addresses		


Synchronous Data Timing Waveforms




Read Cycle (READ) Timing Diagram



Write Cycle(WRITE) Timing Diagram




ERASE/WRITE Enable (EWEN), ERASE/WRITE Disable






Erase (ERASE)Timing Diagram



Erase All (ERAL) Timing Diagram



Write All (WRAL) Timing Diagram

