

128K x 32 Static RAM Module

Features

- High-density 4-megabit SRAM module
- High-speed CMOS SRAMS - Access time of 20 ns
- Low active power -2.6W (max.) at 20 ns
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
 - -Max. height of 0.57 in.
- JEDEC-compatible pinout
- **Small PCB footprint** -- 0.78 sq. in.
- Available in SIMM, ZIP, or PLCC format

Functional Description


The CYM1836 is a high-performance 4-megabit static RAM module organized as 128K words by 32 bits. This module is constructed from four 128K x 8 SRAMs in SOJ packages mounted on an epoxy laminate board with pins. Four chip selects $(\overline{CS}_1, \overline{CS}_2, \overline{CS}_3, \overline{CS}_4)$ are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.

Writing to each byte is accomplished when the appropriate chip select (CS) and write enable (WE) inputs are both LOW. Data on the input/output pins (I/O) is written into the memory location specified on the address pins (\hat{A}_0 through \hat{A}_{16}).

Reading the device is accomplished by taking the chip select (CS) LOW while write enable (WE) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the data input/output pins (I/O).

The data input/output pins stay at the highimpedance state when write enable is LOW or the appropriate chip selects are

Two pins (PD0 and PD1) are used to identify module memory density in applications where alternate versions of the JEDECstandard modules can be interchanged.



Selection Guide

	1836-20	1836-25	1836-30	1836-35	1836-45
Maximum Access Time (ns)	20	25	30	35	45
Maximum Operating Current (mA)	480	480	480	480	480
Maximum Standby Current (mA)	100	100	100	100	100

Shaded area contains preliminary information.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature - 55°C to +125°C

Ambient Temperature with

Supply Voltage to Ground Potential - 0.5V to +7.0V

DC Voltage Applied to Outputs in High Z State - 0.5V to +7.0V

DC Input Voltage - 0.5V to +7.0V

Operating Range

Range	Ambient Temperature	v_{cc}		
Commercial	0°C to +70°C	5V ± 10%		

Floatrical Characteristics Own the Operating Pages

			18	T		
Parameter	Description	Test Conditions	Min.	Max.	Unit	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min.$, $I_{OH} = -4.0 \text{ mA}$	2,4		V	
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$		0.4	V	
V _{IH}	Input HIGH Voltage		2,2	V _{CC}	V	
V_{IL}	Input LOW Voltage		- 0.5	0.8	V	
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$	-20	+20	μA	
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled	-20	+20	μA	
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max., I_{OUT} = 0 \text{ mA}, \overline{CS} \le V_{IL}$		480	mA	
I _{SB1}	Automatic CS Power-Down Current ^[1]	$V_{CC} = \text{Max.}$, $\overline{\text{CS}} \ge V_{IH}$, Min. Duty Cycle = 100%		100	mA	
I _{SB2}	Automatic CS Power-Down Current ^[1]	$V_{CC} = Max.$, $\overline{CS} \ge V_{CC} - 0.2V$, $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$		28	mA	


Capacitance[2]

Parameter Description		Test Conditions	Max.	Unit	
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	40	pF	
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	15	pF	

Notes:

2. Tested on a sample basis.

AC Test Loads and Waveforms



THÉVENIN EQUIVALENT Equivalent to: OUTPUT O 1.73V

A pull-up resistor to V_{CC} on the \overline{CS} input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.



Switching Characteristics Over the Operating Range^[3]

		1836	5-20	1836	i−25	1836	-30	1836	-35	1836-45		
Parameter	Description	Min.	Max.	Min.	Max.	Min. Max.		Min.	Max.	Min.	Max.	Unit
READ CYC												
t _{RC}	Read Cycle Time	20		25	T	30		35		45		ns
$t_{\Lambda\Lambda}$	Address to Data Valid		20		25		30		35		45	ns
t _{OHA}	Output Hold from Address Change	5		5		5		5		5		ns
t _{ACS}	CS LOW to Data Valid		20		25		30		35		45	ns
t _{DOE}	OE LOW to Data Valid		8		8		10		12		15	ns
t _{I.ZOE}	OE LOW to Low Z	0		0		0		0		0		ns
tHZOE	OE HIGH to High Z		8		10		11		12		15	ns
t _{LZCS}	CS LOW to Low Z ^[4]	3		3		3		3		3		ns
t _{HZCS}			10		10		13		15		18	ns
WRITE CYC	CTE[e]											
twc	Write Cycle Time	20		25		30		35		45		ns
t _{SCS}	CS LOW to Write End	15		15		18		20		25		ns
t _{AW}	Address Set-Up to Write End	15		15		18		20		25		ns
t _{HA}	Address Hold from Write End	0		0		0		0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		0		0		0		ns
tpwe	WE Pulse Width	15	-	15		18		20		25		ns
t _{SD}	Data Set-Up to Write End	10		10		13		15		20		ns
t _{HD}	Data Hold from Write End	0		0		0		0		0		ns
t _{LZWE}	WE HIGH to Low Z	0		0		0		0		0		ns
t _{HZWE}	WE LOW to High Z ^[5]	0	8	0	10	0	15	0	15	0	18	ns

Shaded area contains preliminary information.


- Notes:


 3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified 1_{OI}/I_{OH} and 30-pF load capacitance.


 4. At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for any given device. These parameters are guaranteed and not 100% tested.
- t_{HZCS} and t_{HZWE} are specified with C_L = 5 pF as in part (b) of ACTest Loads and Waveforms. Transition is measured $\pm 500\,\text{mV}$ from steadystate voltage.
- The internal write time of the memory is defined by the overlap of \overline{CS} LOW and \overline{WE} LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal text to the rising text of the writer than the writer of the rising text of the rising that terminates the write.



Switching Waveforms







Notes: 7. WE is HIGH for read cycle.


8. Device is continuously selected, $\overline{CS} = V_{IL}$ and $\overline{OE} = V_{IL}$.

9. Address valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.



Switching Waveforms (continued)

Write Cycle No. 2 (CS Controlled)[6, 10]



Truth Table

mun 1	uoic					
CS _N	WE OE		Input/Outputs	Mode		
H	X	х	High Z	Deselect/Power-Down		
L	H	L	Data Out	Read		
L	L	Х	Data In	Write		
I,	H	Н	High Z	Deselect		

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CYM1836PJ-20C	J81	68-Lead PLCC Module	Commercial
	CYM1836PM-20C	PM03	64-Pin SIMM Module	7
	CYM1836PZ-20C	PZ08	64-Pin ZIP Module	
25	CYM1836PJ-25C	J81	68-Lead PLCC Module	Commercial
	CYM1836PM-25C	PM03	64-Pin SIMM Module	1
	CYM1836PZ-25C	PZ08	64-Pin ZIP Module	1
30	CYM1836PJ-30C	J81	68-Lead PLCC Module	Commercial
	CYM1836PM-30C	PM03	64-Pin SIMM Module	
	CYM1836PZ-30C	PZ08	64-Pin ZIP Module	1
35	CYM1836PM-35C	PM03	64-Pin SIMM Module	Commercial
	CYM1836PZ-35C	PZ08	64-Pin ZIP Module	7
45	CYM1836PM-45C	PM03	64-Pin SIMM Module	Commercial
	CYM1836PZ-45C	PZ08	64-Pin ZIP Module	

Shaded areas contain preliminary information

Document #: 38-M-00050-A

Note:
10. If CS goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.



T-90-20

PLCC and CLCC Packaging for High-Speed Parts

The semiconductor industry is constantly searching for package options that enhance the capabilities of high-performance devices. For fast device performance with minimal ground bounce, electrical characteristics must include low inductance and capacitance from external pin to die bond-wire pad. A package should also furnish good thermal characteristics for reliability over extended temperature ranges.

Other major properties sought after are low cost, as well as standardized outline/pin configurations for compatibility, ease of manufacturing, and handling throughput. The package must also work with surface mount technology and have a small footprint to save board space.

The package that best meets all these requirements is the PLCC (plastic leaded chip carrier). In the past, utilization of PLCCs was not practical for high-power, bipolar devices. However, the advent of low-power bipolar and BiCMOS ECL-compatible SRAMs and PLDs now provides the opportunity for high-volume usage. As manufacturers switch from bipolar to BiCMOS, the lower power dissipation of high-density ECL SRAMs and complex PLDs promise to give PLCC packages a bright future. For military applications and extended temperature environments or for devices with higher power dissipation, you can substitute the CLCC (ceramic leaded chip carrier).

The PLCC has many desirable qualities:

- Suitable for surface mounting with J-type leads
- Small footprint to save board space
- Low inductance and capacitance for high speed with little ground-bounce
- Good thermal characteristics for reliability over temperature range
- Ease of manufacturing and handling for production throughput
- Low cost compared to CERDIP, flatpack, LCC
- Standard package outline and pin-configuration compatibility

The PLCC's J-type surface-mount leads have the advantage over gull-wing leads, which are susceptible to

fatigue. J leads also enhance handling ease in test and burn-in fixtures. The PLCC's 1-pF capacitance compares favorably with the 3 and 6 pF for plastic DIPs and CERDIPs, and inductance is equally impressive: 2 nH versus 6 and 11 nH for plastic DIP and CERDIP. Unlike flatpacks, PLCCs are available in standard tooling. PLCCs come in a variety of pin configurations, from 18 to over 200 pins, versus a maximum of 40 pins for plastic DIPs.

The Ceramic Leaded Chip Carrier

For high-temperature environments and high-power devices, you can make use of the ceramic leaded chip carrier (CLCC, Y package), which can also be surface mounted. The Y package has the same footprint and J leads as the PLCC (Figure 1) and works well for the faster PLDs and SRAMs.

If you do not know system temperature in the early stages of a design, you can substitute the Y package for the PLCC and vice versa, so long as the device's die junction temperature does not exceed 150°C. The Y package is slightly more expensive than the PLCC, but with a thermal resistance from junction to ambient (Θ_{JA}) of 35°C/W at 500 LFPM, the Y package can dissipate heat more efficiently.

Reliability


Cypress's bipolar and BiCMOS products in PLCC and CLCC packages go through extensive burn-in and testing at elevated temperature to guarantee package integrity. Cypress strongly recommends 500-LFPM system forced air flow but guarantees reliability in systems with or without the flow if the ambient air does not cause the junction temperature (T_J) to exceed 150°C.

The PLCC's Θ_{JA} is approximately 45°C/W. The SRAMs have power dissipation that ranges from 780 mW max for the CY100E422L-5 up to 1097 mW max for the CY10E474L-5. This dissipation results in junction temperature rises from 35 to 49°C. The 16P4-type PLD (CY100E302L-6) has a temperature rise of 39°C, and the



28-Lead Plastic Leaded Chip Carrier J64

T-90-20



28-Pin Ceramic Leaded Chip Carrier Y64




Figure 1. Diagrams of 28-Lead Chip Carriers



T-90-20

PLCC and CLCC Packaging

16P8-type PLD (CY10E301L-6) has a temperature rise of 47°C. The CLCC package's $\Theta_{\rm IA}$ equals 35°C/W for temperature rises of up to 55°C (CY10E474-3).

Finding Chip-Level Junction Temperature

The following relationship determines chip-level junction temperature for the PLCC package:

 $T_J = \Delta T + T_A$

where

 $\Delta T = P_D \times \Theta_{JA}$

and

 $\Theta_{JA} = \Theta_{JC} + \Theta_{CS} + \Theta_{SA}$

To calculate worst case junction temperature (Tj) use maximum supply VEE and IEE for power dissipation and maximum TA for the temperature range of interest. For the 10K/10KH CY10E301L in a PLCC, for example, device IEE = 170 mA max and VEE = 5.46V max for PD = 928 mW. Add 15 mW per output for a total output PD = 120 mW. Therefore, the total PD = 1048 mW.

For a PLCC, $\Theta_{JA} = 45^{\circ}\text{C/W}$ at 500 LFPM, and $\Theta_{JA} = 64^{\circ}\text{C/W}$ for still air.

For a CLCC, Θ_{JA} = 35°C/W at 500 LFPM, and Θ_{JA} = 54°C/W for still air.

Because

 $T_J = total P_D \times \Theta_{JA} + T_A$

and

 $T_A = 75$ °C worst-case commercial temperature range, for the PLCC:

 $T_J = (1.048 \text{ W})(45^{\circ}\text{C/W}) + 75^{\circ}\text{C} = 122^{\circ}\text{C}$ at 500 LFPM $T_J = (1.048 \text{ W})(64^{\circ}\text{C/W}) + 75^{\circ}\text{C} = 142^{\circ}\text{C}$ in still air

This calculation is for absolute worst-case data sheet conditions. The burn-in temperature used by Cypress (T_J) is much higher than the device will ever see in a system. Note that most systems will not run at worst case due to guard-banding. For this reason, use VEENOM = 5.2V or 4.5V and IEENOM = (IEEMAX)(85%) for nominal-condition calculations.

Real-World Values

Obviously, most systems do not operate at the worstcase conditions. Therefore, Figures 2 through 5 show graphs over different operating conditions to determine failures in time (FITs) and mean time between failure (MTBF) for a typical system or in a worst-case scenario. The graphs are based on a linear method of interpreting the failures observed at burn-in and indicate the longterm reliability of Cypress devices. You can use the graphs to determine MTBF and FITs for any Cypress device in any package after calculating the appropriate AT.

The X-axis on the graphs indicates junction temperature. These values are determined by adding the ΔT to ambient temperature, as described earlier. As an example, Figures 2 and 3 note the following critical points for a CY10E301L ECL PLD under three different operating conditions:

- Point A 10K/10KH typical data sheet conditions: 25°C ambient, nominal VEE and IEE, 50Ω loads, 500 LFPM air flow, T_J = 64°C, FITs = 7, MTBF = 18,000 yrs.
- Point B 10K/10KH typical operating conditions: 55°C ambient, nominal VEE and IEE, 50Ω loads, 500 LFPM air flow, T_J = 94°C, FITs = 45, MTBF = 2800 vrs.
- Point C 10K/KH absolute worst-case conditions: 75°C ambient, 5.46 V max and 170 mA max, 50Ω loads, 500 LFPM air flow, T_J = 122°C, FITs = 225, MTBF = 525 yrs.

The activation energy used for the MTBF and FITs information is 0.7 eV. This is an average number for diesurface-related defects, such as metal and oxide pinholes, etc., but is very conservative for silicon defects or mechanical interfaces to packages. The number is usually 1.0 eV. A small change here results in a significant change in MTBF or FITs. A change to 0.8 eV equates to a 33% reduction in FITs rate or a 50% increase in MTBF.

The Packages of Choice

The PLCC and CLCC are accepted as the packages of choice by many manufacturers of high-speed devices. Motorola Semiconductor uses the PLCC as the only package for the company's very high speed ECLINPS ECL logic family, which stands for "ECL in picoseconds" and is pronounced "eclipse." This family has set-up times and propagation delays in the sub-nanosecond range, with power dissipation of over 1W. Fully compatible with Cypress SRAMs and PLDs, the ECLINPS family includes many 10K, 10KH, and 100K standard logic gates, building blocks, and transceivers.



PLCC and CLCC Packaging

T-90-20

ECL PLD FITs vs. Tj




Figure 2. Failures in Time vs Junction Temperature





Figure 3. Mean Time Between Failures vs Junction Temp.



PLCC and CLCC Packaging

T-90-20

ECL SRAM FITs vs. Tj



Tj. Junction Temp (deg C)
Figure 4. Failures in Time vs Junction Temperature




Figure 5. Mean Time Between Failure vs Junction Temp.