

## 32-bit RISC Microcontroller

CMOS

# FR30 Series MB91121

## MB91121

### ■ DESCRIPTION

The MB91121 is a microcontroller with a 32-bit RISC CPU (FR family \*) as the core, incorporating a variety of I/O resources, a bus control facility, and a multiplier-accumulator (simplified DSP) with internal program RAM for built-in control applications which require advanced, high-speed CPU processing.

While being based on external bus access for supporting a vast address space accessed by the 32-bit CPU, it contains 1 K bytes of instruction cache memory and 4 K bytes of RAM (8 K bytes when the DSP is not used) for speeding up the execution of instructions by the CPU.

In this way, the device is designed for built-in applications which require high performance and processing power of the CPU, such as digital camera, navigation system, and high-performance FAX, and printer controls.

\* : FR Family stands for FUJITSU RISC controller.

### ■ FEATURES


#### 1. FR CPU

- 32-bit RISC, load/store architecture, 5-stage pipeline
- Operating clock frequency : Internal 50 MHz/external 25 MHz (PLL used at source oscillation 12.5 MHz)
- General purpose registers : 32 bits × 16
- 16-bit fixed length instructions (basic instructions) , 1 instruction/1 cycle
- Memory to memory transfer, bit processing, barrel shifter processing : Optimized for embedded applications

(Continued)

### ■ PACKAGE

120-pin plastic LQFP



(FPT-120P-M21)

(Continued)

- Function entrance/exit instructions, multiple load/store instructions of register contents, instruction systems supporting high level languages
- Register interlock functions, efficient assembly language coding
- Branch instructions with delay slots : Reduced overhead time in branch executions
- Internal multiplier-supported at instruction level
  - Signed 32-bit multiplication : 5 cycles
  - Signed 16-bit multiplication : 3 cycles
- Interrupt (push PC and PS) : 6 cycles, 16 priority levels

## 2. Bus interface

- Clock doubler : Internal 50 MHz, external bus 25 MHz operation
- 25-bit address bus (32 Mbytes memory space)
- 8/16-bit data bus
- Basic external bus cycle : 2 clock cycles
- Chip select outputs for setting down to a minimum memory block size of 64 Kbytes : 6
- Interface supported for various memory technologies
  - DRAM interface (area 4 and 5)
- Automatic wait cycle insertion : Flexible setting, from 0 to 7 for each area
- Unused data/address pins can be configured as input/output ports.
- Little endian mode supported (Select 1 area from area 1 to 5)

## 3. DRAM interface

- 2 banks independent control (area 4 and 5)
- Double CAS DRAM (Normal DRAM I/F) /Single CAS DRAM/Hyper DRAM
- Basic bus cycle : Normally 5 cycles, 2-cycle access possible in high-speed page mode
- Programmable waveform : Automatic 1-cycle wait insertion to RAS and CAS cycles
- DRAM refresh
  - CBR refresh (interval time configurable by 6-bit timer)
  - Self-refresh mode
- Supports 8/9/10/12-bit column address width
- 2CAS/1WE, 2WE/1CAS selective

## 4. DSP Macros (Simplified DSP)

- High-speed multiply-accumulate operation (1 machine cycle)
- Data format : 16-bit fixed-point ( $16 \times 16 + 40$  bits)
- Instruction area : 256 words  $\times$  16 bits
- Data area : 64 words  $\times$  16 bits  $\times$  1 set, 1024 words  $\times$  16 bits  $\times$  2 sets (banks)
- Capable of rounding and saturation processing
- Number of terms in addition : Up to 32 terms
- Instructions : MAC, STR, and JMP instructions
- Delay processing : Capable of free transfer within 32 words
- Fixed-point system : Capable of selection from among Q12 to Q15
- Program execution control : Capable of externally selecting eight calculation programs
- Variable monitoring : Capable of monitoring calculation results of up to 4 words without stopping the program
- Efficient data variable areas : Two banks of data variable areas provided, enabling the CPU to execute a DSP calculation program using one bank while accessing a data variable in the other.

## 5. Cache memory

- 1 K-byte instruction cache
- 2-way set-associative configuration
- 32 blocks/way, 4 entries (4 words) /block

(Continued)

- Lock feature: Keeping a specific program code resident in the cache

## 6. DMAC (DMA Controller)

- 8 channels
- Transfer incident/external pins/UART interrupt requests/DSP Macros/Software start
- Transfer sequence : Step transfer/block transfer/burst transfer/continuous transfer
- Transfer data length : 8 bits/16 bits/32 bits selective
- Interrupt request enables temporary stop operation

## 7. UART

- 3 independent channels
- Full-duplex double buffer
- Data length : 7 bits to 9 bits (non-parity) , 6 bits to 8 bits (parity)
- Asynchronous (start-stop system) , CLK-synchronized communication selective
- Multi-processor mode
- Internal 16-bit timer (U-TIMER) operating as a proprietary baud rate generator : Generates any given baud rate
- Use external clock can be used as a transfer clock
- Error detection : Parity, frame, overrun

## 8. A/D converter (successive approximation conversion type)

- 10-bit resolution, 8 channels
- Successive approximation type : Conversion time of 5.6  $\mu$ s at 25 MHz
- Internal sample and hold circuit
- Conversion mode : Single conversion/scanning conversion/repeated conversion selective
- Start : Software/external trigger/internal timer selective

## 9. Reload timer

- 16-bit timer : 3 channels
- Internal clock : 2 clock cycle resolution, divide by 2/8/32 selective

## 10. Other interval timers

- 16-bit timer : 3 channels (U-TIMER)
- PWM timer : 4 channels
- Watchdog timer : 1 channel

## 11. Bit search module

- First bit transition “1” or “0” from MSB can be detected in 1 cycle

## 12. Interrupt controller

- External interrupt input : Non-maskable interrupt ( $\overline{NMI}$ ) , normal interrupt  $\times 8$  (INT0 to INT7)
- Internal interrupt incident : UART, DMA controller (DMAC) , A/D converter, U-TIMER, delayed interrupt module and DSP Macros
- Priority levels of interrupts are programmable except for non-maskable interrupt (in 16 steps) .

## Others

### 1. Reset cause

- Power-on reset/watchdog timer/software reset/external reset

### 2. Low-power consumption mode

- Sleep mode/stop mode

### 3. Clock control

- Gear function : Operating clocks for CPU and peripherals are independently selective  
Gear clock can be selected from 1/1, 1/2, 1/4 and 1/8 (or 1/2, 1/4, 1/8 and 1/16)  
However, operating frequency for peripherals is less than 25 MHz.


# MB91121

*(Continued)*

- 4. **Packages : LQFP-120**
- 5. **CMOS technology (0.35  $\mu\text{m}$ )**
- 6. **Power supply voltage 3.3 V  $\pm$  0.3 V**

## ■ PIN ASSIGNMENT

(TOP VIEW)



(FPT-120P-M21)

# MB91121

## ■ PIN DESCRIPTION

Pin no.	Pin name	Circuit type	Function	
1 2 3 4 5 6 7	A17/P61 A18/P62 A19/P63 A20/P64 A21/P65 A22/P66 A23/P67	F	Bits 16 to 23 for the external address bus. When not used for the address bus, these pins serve as ports (P60 to P67).	
8	A24	M	Bit 24 for the external address bus	
9	AV <sub>cc</sub>	—	A/D converter V <sub>cc</sub> power supply	
10	AVRH	—	A/D converter reference voltage (high potential side) The V <sub>cc</sub> pin must be applied with voltage equal to or higher than the voltage at this pin (AVRH) when the AVRH pin is turned on or off.	
11	AV <sub>ss</sub> /AVRL	—	A/D converter V <sub>ss</sub> power supply or reference voltage (low potential side)	
12 to 19	AN0 to AN7	N	[AN0 to AN7] A/D converter analog input. This function is enabled with the AIC register set for the analog input.	
20 to 23	OCPA0/PH4 OCPA1/PH5 OCPA2/PH6 OCPA3/PH7	F	[OCPA0 to OCPA3] PWM timer output. This function is enabled with the PWM timer output flag set to "Enabled".	
			[PH4 to PH7] General-purpose I/O port	
25 to 32	INT0/PG0 INT1/PG1 INT2/PG2 INT3/PG3 INT4/PG4/TRG0 INT5/PG5/TRG1 INT6/PG6/TRG2 INT7/PG7/TRG3	F	[INT0 to INT7] External interrupt request input	Since these inputs are used during their respective input operations, the output by the other function must remain off unless used intentionally.
			[TRG0 to TRG3] PWM timer external trigger input	
			[PG0 to PG7] General-purpose I/O port	
33	SI0/PF0	F	[SI0] UART0 data input. Since this input is used whenever UART0 is in input operation, the output by the other function must remain off unless used intentionally.	
			[PF0] General-purpose I/O port	
35	SO0/PF1	F	[SO0] UART0 data output. This function is enabled with the UART0 data output flag set to "Enabled".	
			[PF1] General-purpose I/O port. This function is enabled with the UART0 data output flag set to "Disabled".	
36	SC0/PF2	F	[SC0] UART0 clock input/output. The clock output is enabled with the UART0 clock output flag set to "Enabled".	
			[PF2] General-purpose I/O port. This function is enabled with the UART0 clock output flag set to "Disabled".	

(Continued)

(Continued)

Pin no.	Pin name	Circuit type	Function
37	SI1/PF3	F	[SI1] UART1 data input. Since this input is used whenever UART1 is in input operation, the output by the other function must remain off unless used intentionally.
			[PF3] General-purpose I/O port
38	SO1/PF4	F	[SO1] UART1 data output. This function is enabled with the UART1 data output flag set to "Enabled".
			[PF4] General-purpose I/O port. This function is enabled with the UART1 data output flag set to "Disabled".
39	SC1/PF5	F	[SC1] UART1 clock input/output. The clock output is enabled with the UART1 clock output flag set to "Enabled".
			[PF5] General-purpose I/O port. This function is enabled with the UART1 clock output flag set to "Disabled".
40	SI2/PF6	F	[SI2] UART2 data input. Since this input is used whenever UART2 is in input operation, the output by the other function must remain off unless used intentionally.
			[PF6] General-purpose I/O port
41	SO2/PF7	F	[SO2] UART2 data output. This function is enabled with the UART2 data output flag set to "Enabled".
			[PF7] General-purpose I/O port. This function is enabled with the UART2 data output flag set to "Disabled".
42	SC2/PE0	F	[SC2] UART2 clock input/output. The clock output is enabled with the UART2 clock output flag set to "Enabled".
			[PE0] General-purpose I/O port. This function is enabled with the UART2 clock output flag set to "Disabled".
43	DREQ0/PE1	F	[DREQ0] DMA external transfer request input (ch0) . Since this input is used whenever the DMA external transfer request has been selected as a DMA transfer trigger event, the output by the other function must remain off unless used intentionally.
			[PE1] General-purpose I/O port
44	DACK0/PE2	F	[DACK0] DMAC external transfer request acknowledge output (ch0) . This function is enabled with the DMAC transfer request acknowledge output flag set to "Enabled".
			[PE2] General-purpose I/O port. This function is enabled with the DMAC transfer request acknowledge output flag or DACK0 output flag set to "Disabled".
45	EOP0/PE3	F	[EOP0] DMAC EOP output (ch0) . This function is enabled with the EOP output flag set to "Enabled".
			[PE3] General-purpose I/O port
46	DREQ1/PE4	F	[DREQ1] DMA external transfer request input (ch1) . Since this input is used whenever the DMA external transfer request has been selected as a DMA transfer trigger event, the output by the other function must remain off unless used intentionally.
			[PE4] General-purpose I/O port

(Continued)

# MB91121

(Continued)

Pin no.	Pin name	Circuit type	Function
47	DACK1/PE5	F	[DACK1] DMAC external transfer request acknowledge output (ch1) . This function is enabled with the DMAC transfer request acknowledge output flag set to "Enabled".
			[PE5] General-purpose I/O port. This function is enabled with the DMAC transfer request acknowledge output flag or DACK0 output flag set to "Disabled".
48	EOP1/PE6	F	[EOP1] DMAC EOP output (ch1) . This function is enabled with the EOP output flag set to "Enabled".
			[PE6] General-purpose I/O port
49	DREQ2/PE7	F	[DREQ2] DMA external transfer request input (ch2) . Since this input is used whenever the DMA external transfer request has been selected as a DMA transfer trigger event, the output by the other function must remain off unless used intentionally.
			[PE7] General-purpose I/O port
50	DACK2/PI0	F	[DACK2] DMAC external transfer request acknowledge output (ch2) . This function is enabled with the DMAC transfer request acknowledge output flag set to "Enabled".
			[PI0] General-purpose I/O port. This function is enabled with the DMAC transfer request acknowledge output flag or DACK0 output flag set to "Disabled".
51	EOP2/ $\overline{ATG}$ /PI1	F	[EOP2] DMAC EOP output (ch2) . This function is enabled with the EOP output flag set to "Enabled".
			[ $\overline{ATG}$ ] A/D converter external trigger input. Since this input is used whenever the A/D converter external trigger signal has been selected as an A/D trigger event, the output by the other function must remain off unless used intentionally.
			[PI1] General-purpose I/O port. This function is enabled with the DMAC transfer termination signal output flag set to "Disabled".
53 54	X1 X0	A	Clock (oscillation) output. Clock (oscillation) input.
56 57 58 59 60	RAS0/PB0 CSOL/PB1 CSOH/PB2 DW0/PB3 RAS1/PB4	F	RAS output of DRAM bank 0 CASL output of DRAM bank 0 CASH output of DRAM bank 0 $\overline{WE}$ output of DRAM bank 0 (Low active) RAS output of DRAM bank 1
			[PB0 to PB3] Can serve as a port when not used for signal output.
			CASL output of DRAM bank 1 CASH output of DRAM bank 1 $\overline{WE}$ output of DRAM bank 1 (Low active)
			[PB5 to PB7] Can serve as a port when not used for signal output.
			CS0
65	CS0	M	Chip select 0 output (Low active) .

(Continued)

(Continued)

Pin no.	Pin name	Circuit type	Function									
66 67 68 69 70	<u>CS1</u> /PA1 <u>CS2</u> /PA2 <u>CS3</u> /PA3 <u>CS4</u> /PA4 <u>CS5</u> /PA5	F	Chip select 1 output (Low active) . Chip select 2 output (Low active) . Chip select 3 output (Low active) . Chip select 4 output (Low active) . Chip select 5 output (Low active) . [PA1 to PA5] Can serve as a port when not used for signal output.									
71	CLK/PA6	F	System clock output. This pin outputs the same clock frequency as the external bus operating frequency. [PA6] Can serve as a port when not used for signal output.									
72	NMI	H	NMI (Non Maskable Interrupt) input (Low active) .									
73	MD3	G	Mode pin 3. Connect this pin directly to the V <sub>cc</sub> or V <sub>ss</sub> pin.									
74	RST	B	External reset input.									
76 77 78	MD0 MD1 MD2	G	Mode pins 0 to 2. These pins are set to MCU basic operation modes. Connect this pin directly to the V <sub>cc</sub> or V <sub>ss</sub> pin.									
79	RDY/P80	C	External ready signal input. This pin inputs 0 when the bus cycle being executed is not completed. It can serve as a port when not used for that input.									
80	<u>BGRNT</u> /P81	F	External bus release request acknowledge output. This pin outputs the L signal when the external bus has been released. The pin can serve as a port when not used for that output.									
81	BRQ/P82	C	External bus release request input. Input 1 to this pin to release the external bus. The pin can serve as a port when not used for that input.									
82	RD	M	External bus read strobe.									
83	<u>WR0</u>	M	External bus write strobe. The control signals and data bus byte locations have the following relationships.									
84	<u>WR1</u> /P85	F	<table border="1"> <thead> <tr> <th></th> <th>16-bit bus width</th> <th>8-bit bus width</th> </tr> </thead> <tbody> <tr> <td>D31 to D24</td> <td><u>WR0</u></td> <td><u>WR0</u></td> </tr> <tr> <td>D23 to D16</td> <td><u>WR1</u></td> <td>(Usable as port)</td> </tr> </tbody> </table> <p>Note : <u>WR1</u> remains in the Hi-Z state during a reset. For use with a 16-bit bus width, add an external pull-up resistor.</p>		16-bit bus width	8-bit bus width	D31 to D24	<u>WR0</u>	<u>WR0</u>	D23 to D16	<u>WR1</u>	(Usable as port)
	16-bit bus width	8-bit bus width										
D31 to D24	<u>WR0</u>	<u>WR0</u>										
D23 to D16	<u>WR1</u>	(Usable as port)										
85 86 87 88 89 90 91 92	D16/P20 D17/P21 D18/P22 D19/P23 D20/P24 D21/P25 D22/P26 D23/P27	C	External data bus bits 16 to 23. These pins can be used as ports (P20 to P27) when the external bus width has been set to 8 bits.									

(Continued)

# MB91121

(Continued)

Pin no.	Pin name	Circuit type	Function
93 94 95 96 97 98 99 100	D24 D25 D26 D27 D28 D29 D30 D31	C	External data bus bits 24 to 31.
102 103 104 105 106 107 108 109 111 112 113 114 115 116 117 118	A00 A01 A02 A03 A04 A05 A06 A07 A08 A09 A10 A11 A12 A13 A14 A15	F	External address bus bits 00 to 15.
120	A16/P60		External address bus bit 16. This pin can serve as a port (P60) when not used as the address bus.
24 55 64 110	V <sub>cc</sub>	—	Power supply pin for digital circuit.
34 52 75 101 119	V <sub>ss</sub>	—	Earth level for digital circuit.

Note : In most of the above pins, I/O port and resource I/O are multiplexed xxxx/Pxx. In case of conflict between output of I/O port and resource I/O, priority is always given to the output of resource I/O.

## ■ DRAM CONTROL PIN





Pin name	Data bus 16-bit mode		Data bus 8-bit mode —	Remarks
	2CAS/1WR mode	1CAS/2WR mode		
RAS0	Area 4 RAS	Area 4 RAS	Area 4 RAS	Correspondence of "L" "H" to lower address 1 bit (A0) in data bus 16-bit mode "L" : "0" "H" : "1" CASL : CAS which A0 corresponds to "0" area CASH : CAS which A0 corresponds to "1" area <u>WEL</u> : <u>WE</u> which A0 corresponds to "0" area <u>WEH</u> : <u>WE</u> which A0 corresponds to "1" area
RAS1	Area 5 RAS	Area 5 RAS	Area 5 RAS	
CS0L	Area 4 CASL	Area 4 CAS	Area 4 CAS	
CS0H	Area 4 CASH	Area 4 <u>WEL</u>	Area 4 CAS	
CS1L	Area 5 CASL	Area 5 CAS	Area 5 CAS	
CS1H	Area 5 CASH	Area 5 <u>WEL</u>	Area 5 CAS	
DW0	Area 4 <u>WE</u>	Area 4 <u>WEH</u>	Area 4 <u>WE</u>	
DW1	Area 5 <u>WE</u>	Area 5 <u>WEH</u>	Area 5 <u>WE</u>	

## ■ I/O CIRCUIT TYPE

Circuit Type	Circuit	Remarks
A	<p>X1</p> <p>X0</p> <p>Standby control signal</p> <p>Clock input</p>	<ul style="list-style-type: none"> <li>Oscillation feedback resistance 1 MΩ approx.</li> </ul>
B	<p>Diffuse resistor</p> <p>Vcc</p> <p>P-channel type Tr</p> <p>N-channel type Tr</p> <p>Digital input</p>	<ul style="list-style-type: none"> <li>CMOS level</li> <li>Hysteresis input</li> <li>Without standby control</li> <li>With pull-up resistance</li> </ul>
C	<p>Digital output</p> <p>Digital output</p> <p>Digital input</p> <p>STANDBY CONTROL</p>	<ul style="list-style-type: none"> <li>CMOS level I/O</li> <li>With standby control</li> </ul>
N	<p>Analog input</p>	<ul style="list-style-type: none"> <li>Analog input</li> </ul>

(Continued)

(Continued)

Circuit Type	Circuit	Remarks
F	 <p>STANDBY CONTROL</p>	<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level Hysteresis input With standby control</li> </ul>
G		<ul style="list-style-type: none"> <li>• CMOS level input Without standby control</li> </ul>
H		<ul style="list-style-type: none"> <li>• CMOS level Hysteresis input Without standby control</li> </ul>
M		<ul style="list-style-type: none"> <li>• CMOS level output</li> </ul>

## ■ HANDLING DEVICES

- Preventing Latchup

In CMOS ICs, applying voltage higher than  $V_{CC}$  or lower than  $V_{SS}$  to input/output pin or applying voltage over rating across  $V_{CC}$  and  $V_{SS}$  may cause latchup.

This phenomenon rapidly increases the power supply current, which may result in thermal breakdown of the device. Make sure to prevent the voltage from exceeding the maximum rating.

Take care that the analog power supply ( $AV_{CC}$  AVR) and the analog input do not exceed the digital power supply ( $V_{CC}$ ) when the analog power supply turned on or off.

- Treatment of Unused Pins

Unused pins left open may cause malfunctions. Make sure to connect them to pull-up or pull-down resistors.

- External Reset Input


It takes at least 5 machine cycle to input "L" level to the  $\overline{RST}$  pin and to ensure inner reset operation properly.

- Remarks for External Clock Operation


When external clock is selected, supply it to  $X_0$  pin generally, and simultaneously the opposite phase clock to  $X_0$  must be supplied to  $X_1$  pin. However, in this case the stop mode must not be used (because  $X_1$  pin stops at "H" output in stop mode).

And can be used to supply only to  $X_0$  pin with 5 V power supply at 12.5 MHz and less than.

- Using an external clock



Using an external clock (normal)  
Note: Can not be used stop mode (oscillation stop mode).



Using an external clock (can be used at 12.5 MHz and less than.)

- Power Supply Pins

When there are several  $V_{CC}$  and  $V_{SS}$  pins, each of them is equipotentially connected to its counterpart inside of the device, minimizing the risk of malfunctions such as latch up. To further reduce the risk of malfunctions, to prevent EMI radiation, to prevent strobe signal malfunction resulting from creeping-up of ground level and to observe the total output current standard, connect all  $V_{CC}$  and  $V_{SS}$  pins to the power supply or GND.

It is preferred to connect  $V_{CC}$  and  $V_{SS}$  of MB91121 to power supply with minimal impedance possible.

It is also recommended to connect a ceramic capacitor as a bypass capacitor of about  $0.1 \mu F$  between  $V_{CC}$  and  $V_{SS}$  at a position as close as possible to MB91121.

- **Crystal Oscillator Circuit**

Noises around X0 and X1 pins may cause malfunctions of MB91121. In designing the PC board, layout X0, X1 and crystal oscillator (or ceramic oscillator) and bypass capacitor for grounding as close as possible.

It is strongly recommended to design PC board so that X1 and X0 pins are surrounded by grounding area for stable operation.

- **Treatment of N.C. Pins**

Make sure to leave N.C. pins open.

- **Mode Setting Pins (MD0 to MD3)**

Connect mode setting pins (MD0 to MD3) directly to V<sub>cc</sub> or V<sub>ss</sub>.

Arrange each mode setting pin and V<sub>cc</sub> or V<sub>ss</sub> patterns on the printed circuit board as close as possible and make the impedance between them minimal to prevent mistaken entrance to the test mode caused by noises.

- **Turning on the Power Supply**

When turning on the power supply, never fail to start from setting the RST pin to "L" level. And after the power supply voltage goes to V<sub>cc</sub> level, at least after ensuring the time for 5 machine cycle, then set to "H" level.

- **Pin Condition at Turning on the Power Supply**

The pin condition at turning on the power supply is unstable. The circuit starts being initialized after turning on the power supply and then starting oscillation and then the operation becomes stable.

- **Source Oscillation Input at Turning on the Power Supply**


At turning on the power supply, never fail to input the clock before cancellation of the oscillation stabilizing waiting.

- The device contains registers which are initialized only at a power-on reset. When it is expected to initialize them, recycle the power to execute a power-on reset.
- Even when the A/D converter is not used, make the connections : AV<sub>cc</sub> = V<sub>cc</sub>, AV<sub>ss</sub> = V<sub>ss</sub>.

- **Caution on operations during PLL clock mode**

If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

## ■ BLOCK DIAGRAM




## ■ CPU CORE

### 1. Memory Space

The FR family has a logical address space of 4 Gbytes ( $2^{32}$  bytes) and the CPU linearly accesses the memory space.

- **Memory space**



- **Direct addressing area**

The following areas on the memory space are assigned to direct addressing area for I/O. In these areas, an address can be specified in a direct operand of a code.

Direct areas consist of the following areas dependent on accessible data sizes.

Byte data access : 000<sub>H</sub> to 0FF<sub>H</sub>

Half word data access : 000<sub>H</sub> to 1FF<sub>H</sub>

Word data access : 000<sub>H</sub> to 3FF<sub>H</sub>

## 2. Registers

The FR family has two types of registers; dedicated registers embedded on the CPU and general-purpose registers on memory.


- **Dedicated registers**

- |   |  |
|---|--|
| Program counter (PC)                              | : 32-bit length, indicates the location of the instruction to be executed.               |
| Program status (PS)                               | : 32-bit length, register for storing register pointer or condition codes                |
| Table base register (TBR)                         | : Holds top address of vector table used in EIT (Exceptional/Interrupt/Trap) processing. |
| Return pointer (RP)                               | : Holds address to resume operation after returning from a subroutine.                   |
| System stack pointer (SSP)                        | : Indicates system stack space.  |
| User's stack pointer (USP)                        | : Indicates user's stack space.  |
| Multiplication/division result register (MDH/MDL) | : 32-bit length, register for multiplication/division                                    |

32 bit	Initial value
	Program counter      XXXX XXXX <sub>H</sub> Indeterminate
	Program status
	Table base register      000F FC00 <sub>H</sub>
	Return pointer      XXXX XXXX <sub>H</sub> Indeterminate
	System stack pointer      0000 0000 <sub>H</sub>
	User's stack pointer      XXXX XXXX <sub>H</sub> Indeterminate
	Multiplication/division result register      XXXX XXXX <sub>H</sub> Indeterminate
	XXXX XXXX <sub>H</sub> Indeterminate

- **Program status (PS)**

The PS register is for holding program status and consists of a condition code register (CCR), a system condition code register (SCR) and a interrupt level mask register (ILM).



- **Condition code register (CCR)**

S-flag : Specifies a stack pointer used as R15.

I-flag : Controls user interrupt request enable/disable.

N-flag : Indicates sign bit when division result is assumed to be in the 2's complement format.

Z-flag : Indicates whether or not the result of division was "0".

V-flag : Assumes the operand used in calculation in the 2's complement format and indicates whether or not overflow has occurred.

C-flag : Indicates if a carry or borrow from the MSB has occurred.

- **System condition code register (SCR)**

T-flag : Specifies whether or not to enable step trace trap.

- **Interrupt level mask register (ILM)**


ILM4 to ILM0 : Register for holding interrupt level mask value. The value held by this register is used as a level mask. When an interrupt request issued to the CPU is higher than the level held by ILM, the interrupt request is accepted.

ILM4	ILM3	ILM2	ILM1	ILM0	Interrupt level	High-low
0	0	0	0	0	0	High ↓ ↓
⋮					⋮	
⋮					⋮	
0	1	0	0	0	15	
⋮					⋮	
⋮					⋮	
1	1	1	1	1	31	Low

## ■ GENERAL-PURPOSE REGISTERS

R0 to R15 are general-purpose registers embedded on the CPU. These registers functions as an accumulator and a memory access pointer (field for indicating address) .

- Register bank structure



Of the above 16 registers, following registers have special functions. To support the special functions, part of the instruction set has been sophisticated to have enhanced functions.

R13 : Virtual accumulator (AC)

R14 : Frame pointer (FP)

R15 : Stack pointer (SP)

Upon reset, values in R0 to R14 are not fixed. Value in R15 is initialized to be 0000 0000<sub>H</sub> (SSP value) .

## ■ SETTING MODE

### 1. Pin


- Mode setting pins and modes

Mode setting pins				Mode name	Reset vector access area	External data bus width	Bus mode
MD3	MD2	MD1	MD0				
1	0	0	0	External vector mode 0	External	8 bits	External ROM/external bus mode
1	0	0	1	External vector mode 1	External	16 bits	
1	0	1	0	—	—	—	Inhibited
1	0	1	1	Internal vector mode	Internal	(Mode register)	Single-chip mode*
1	1	—	—	—	—	—	Inhibited
0	—	—	—	—	—	—	Inhibited

\* : MB91121 does not support single-chip mode.

### 2. Registers

- Mode setting registers (MODR) and modes



- Bus mode setting bits and functions

M1	M0	Functions	Note
0	0	Single-chip mode	
0	1	Internal ROM/external bus mode	
1	0	External ROM/external bus mode	
1	1	—	Inhibited

Note : Because of without internal ROM, MB91121 allows "10<sub>B</sub>" setting value only.

# MB91121

## ■ I/O MAP

Address	Register name (abbreviated)	Register name	Read/write	Initial value
0000 <sub>H</sub>		(Vacancy)		
0001 <sub>H</sub>	PDR2	Port 2 data register	R/W	XXXXXXXX <sub>B</sub>
0002 <sub>H</sub> to 0004 <sub>H</sub>		(Vacancy)		
0005 <sub>H</sub>	PDR6	Port 6 data register	R/W	XXXXXXXX <sub>B</sub>
0006 <sub>H</sub>		(Vacancy)		
0007 <sub>H</sub>				
0008 <sub>H</sub>	PDRB	Port B data register	R/W	XXXXXXXX <sub>B</sub>
0009 <sub>H</sub>	PDRA	Port A data register	R/W	-XXXXXX-- <sub>B</sub>
000A <sub>H</sub>		(Vacancy)		
000B <sub>H</sub>	PDR8	Port 8 data register	R/W	--X--XXX <sub>B</sub>
000C <sub>H</sub> to 0011 <sub>H</sub>		(Vacancy)		
0012 <sub>H</sub>	PDRE	Port E data register	R/W	XXXXXXXX <sub>B</sub>
0013 <sub>H</sub>	PDRF	Port F data register	R/W	XXXXXXXX <sub>B</sub>
0014 <sub>H</sub>	PDRG	Port G data register	R/W	XXXXXXXX <sub>B</sub>
0015 <sub>H</sub>	PDRH	Port H data register	R/W	XXXX--- <sub>B</sub>
0016 <sub>H</sub>	PDRI	Port I data register	R/W	-----XX <sub>B</sub>
0017 <sub>H</sub> to 001B <sub>H</sub>		(Vacancy)		
001C <sub>H</sub>	SSR0	Serial status register 0	R/W	00001-00 <sub>B</sub>
001D <sub>H</sub>	SIDR0/SODR0	Serial input register 0/serial output register 0	R/W	XXXXXXXX <sub>B</sub>
001E <sub>H</sub>	SCR0	Serial control register 0	R/W	00000100 <sub>B</sub>
001F <sub>H</sub>	SMR0	Serial mode register 0	R/W	00--0-00 <sub>B</sub>
0020 <sub>H</sub>	SSR1	Serial status register 1	R/W	00001-00 <sub>B</sub>
0021 <sub>H</sub>	SIDR1/SODR1	Serial input register 1/serial output register 1	R/W	XXXXXXXX <sub>B</sub>
0022 <sub>H</sub>	SCR1	Serial control register 1	R/W	00000100 <sub>B</sub>
0023 <sub>H</sub>	SMR1	Serial mode register 1	R/W	00--0-00 <sub>B</sub>
0024 <sub>H</sub>	SSR2	Serial status register 2	R/W	00001-00 <sub>B</sub>
0025 <sub>H</sub>	SIDR2/SODR2	Serial input register 2/serial output register 2	R/W	XXXXXXXX <sub>B</sub>
0026 <sub>H</sub>	SCR2	Serial control register 2	R/W	00000100 <sub>B</sub>
0027 <sub>H</sub>	SMR2	Serial mode register 2	R/W	00--0-00 <sub>B</sub>

(Continued)

Address	Register name (abbreviated)	Register name	Read/write	Initial value		
0028 <sub>H</sub>	TMRLR0	16-bit reload register ch. 0	W	XXXXXXXX <sub>B</sub>		
0029 <sub>H</sub>				XXXXXXXX <sub>B</sub>		
002A <sub>H</sub>	TMR0	16-bit timer register ch. 0	R	XXXXXXXX <sub>B</sub>		
002B <sub>H</sub>				XXXXXXXX <sub>B</sub>		
002C <sub>H</sub>	(Vacancy)					
002D <sub>H</sub>	(Vacancy)					
002E <sub>H</sub>	TMCSR0	16-bit reload timer control status register ch. 0	R/W	----0000 <sub>B</sub>		
002F <sub>H</sub>				00000000 <sub>B</sub>		
0030 <sub>H</sub>	TMRLR1	16-bit reload register ch. 1	W	XXXXXXXX <sub>B</sub>		
0031 <sub>H</sub>				XXXXXXXX <sub>B</sub>		
0032 <sub>H</sub>	TMR1	16-bit timer register ch. 1	R	XXXXXXXX <sub>B</sub>		
0033 <sub>H</sub>				XXXXXXXX <sub>B</sub>		
0034 <sub>H</sub>	(Vacancy)					
0035 <sub>H</sub>	(Vacancy)					
0036 <sub>H</sub>	TMCSR1	16-bit reload timer control status register ch. 1	R/W	----0000 <sub>B</sub>		
0037 <sub>H</sub>				00000000 <sub>B</sub>		
0038 <sub>H</sub>	ADCR	A/D converter data register	R	-----XX <sub>B</sub>		
0039 <sub>H</sub>				XXXXXXXX <sub>B</sub>		
003A <sub>H</sub>	ADCS	A/D converter control status register	R/W	00000000 <sub>B</sub>		
003B <sub>H</sub>				00000000 <sub>B</sub>		
003C <sub>H</sub>	TMRLR2	16-bit reload register ch. 2	W	XXXXXXXX <sub>B</sub>		
003D <sub>H</sub>				XXXXXXXX <sub>B</sub>		
003E <sub>H</sub>	TMR2	16-bit timer register ch. 2	R	XXXXXXXX <sub>B</sub>		
003F <sub>H</sub>				XXXXXXXX <sub>B</sub>		
0040 <sub>H</sub>	(Vacancy)					
0041 <sub>H</sub>	(Vacancy)					
0042 <sub>H</sub>	TMCSR2	16-bit reload timer control status register ch. 2	R/W	----0000 <sub>B</sub>		
0043 <sub>H</sub>				00000000 <sub>B</sub>		
0044 <sub>H</sub> to 004F <sub>H</sub>	(Vacancy)					
0050 <sub>H</sub>	STRG	Soft DMA Start	R/W	-----00 <sub>B</sub>		
0051 <sub>H</sub> to 0077 <sub>H</sub>	(Vacancy)					

(Continued)

# MB91121

Address	Register name (abbreviated)	Register name	Read/write	Initial value
0078 <sub>H</sub>	UTIM0/UTIMR0	U-TIMER register ch. 0/reload register ch. 0	R/W	00000000 <sub>B</sub>
0079 <sub>H</sub>				00000000 <sub>B</sub>
007A <sub>H</sub>	(Vacancy)			
007B <sub>H</sub>	UTIMC0	U-TIMER control register ch. 0	R/W	0--00001 <sub>B</sub>
007C <sub>H</sub>	UTIM1/UTIMR1	U-TIMER register ch. 1/reload register ch. 1	R/W	00000000 <sub>B</sub>
007D <sub>H</sub>				00000000 <sub>B</sub>
007E <sub>H</sub>	(Vacancy)			
007F <sub>H</sub>	UTIMC1	U-TIMER control register ch. 1	R/W	0--00001 <sub>B</sub>
0080 <sub>H</sub>	UTIM2/UTIMR2	U-TIMER register ch. 2/reload register ch. 2	R/W	00000000 <sub>B</sub>
0081 <sub>H</sub>				00000000 <sub>B</sub>
0082 <sub>H</sub>	(Vacancy)			
0083 <sub>H</sub>	UTIMC2	U-TIMER control register ch. 2	R/W	0--00001 <sub>B</sub>
0084 <sub>H</sub> to 0093 <sub>H</sub>	(Vacancy)			
0094 <sub>H</sub>	EIRR	External interrupt cause register	R/W	00000000 <sub>B</sub>
0095 <sub>H</sub>	ENIR	Interrupt enable register	R/W	00000000 <sub>B</sub>
0096 <sub>H</sub> to 0097 <sub>H</sub>	(Vacancy)			
0098 <sub>H</sub>	ELVR	External interrupt request level setting register		
0099 <sub>H</sub>			R/W	00000000 <sub>B</sub>
009A <sub>H</sub> to 00D1 <sub>H</sub>	(Vacancy)			
00D2 <sub>H</sub>	DDRE	Port E data direction register	W	00000000 <sub>B</sub>
00D3 <sub>H</sub>	DDRF	Port F data direction register	W	00000000 <sub>B</sub>
00D4 <sub>H</sub>	DDRG	Port G data direction register	W	00000000 <sub>B</sub>
00D5 <sub>H</sub>	DDRH	Port H data direction register	W	0000---- <sub>B</sub>
00D6 <sub>H</sub>	DDRI	Port I data direction register	W	-----00 <sub>B</sub>
00D7 <sub>H</sub> to 00DB <sub>H</sub>	(Vacancy)			
00DC <sub>H</sub>	GCN1	General control register 1	R/W	00110010 <sub>B</sub>
00DD <sub>H</sub>				00010000 <sub>B</sub>
00DE <sub>H</sub>	(Vacancy)			
00DF <sub>H</sub>	GCN2	General control register 2	R/W	00000000 <sub>B</sub>

(Continued)

Address	Register name (abbreviated)	Register name	Read/write	Initial value
00E0 <sub>H</sub>	PTMR0	PWM timer register	R	11111111 <sub>B</sub>
00E1 <sub>H</sub>				11111111 <sub>B</sub>
00E2 <sub>H</sub>	PCSR0	PWM cycle setting register	W	XXXXXXXXX <sub>B</sub>
00E3 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
00E4 <sub>H</sub>	PDUT0	PWM duty setting register	W	XXXXXXXXX <sub>B</sub>
00E5 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
00E6 <sub>H</sub>	PCNH0	PWM control status register H	R/W	0000000- <sub>B</sub>
00E7 <sub>H</sub>	PCNL0	PWM control status register L	R/W	00000000 <sub>B</sub>
00E8 <sub>H</sub>	PTMR1	PWM timer register	R	11111111 <sub>B</sub>
00E9 <sub>H</sub>				11111111 <sub>B</sub>
00EA <sub>H</sub>	PCSR1	PWM cycle setting register	W	XXXXXXXXX <sub>B</sub>
00EB <sub>H</sub>				XXXXXXXXX <sub>B</sub>
00EC <sub>H</sub>	PDUT1	PWM duty setting register	W	XXXXXXXXX <sub>B</sub>
00ED <sub>H</sub>				XXXXXXXXX <sub>B</sub>
00EE <sub>H</sub>	PCNH1	PWM control status register H	R/W	0000000- <sub>B</sub>
00EF <sub>H</sub>	PCNL1	PWM control status register L	R/W	00000000 <sub>B</sub>
00F0 <sub>H</sub>	PTMR2	PWM timer register	R	11111111 <sub>B</sub>
00F1 <sub>H</sub>				11111111 <sub>B</sub>
00F2 <sub>H</sub>	PCSR2	PWM cycle setting register	W	XXXXXXXXX <sub>B</sub>
00F3 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
00F4 <sub>H</sub>	PDUT2	PWM duty setting register	W	XXXXXXXXX <sub>B</sub>
00F5 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
00F6 <sub>H</sub>	PCNH2	PWM control status register H	R/W	0000000- <sub>B</sub>
00F7 <sub>H</sub>	PCNL2	PWM control status register L	R/W	00000000 <sub>B</sub>
00F8 <sub>H</sub>	PTMR3	PWM timer register	R	11111111 <sub>B</sub>
00F9 <sub>H</sub>				11111111 <sub>B</sub>
00FA <sub>H</sub>	PCSR3	PWM cycle setting register	W	XXXXXXXXX <sub>B</sub>
00FB <sub>H</sub>				XXXXXXXXX <sub>B</sub>
00FC <sub>H</sub>	PDUT3	PWM duty setting register	W	XXXXXXXXX <sub>B</sub>
00FD <sub>H</sub>				XXXXXXXXX <sub>B</sub>
00FE <sub>H</sub>	PCNH3	PWM control status register H	R/W	0000000- <sub>B</sub>
00FF <sub>H</sub>	PCNL3	PWM control status register L	R/W	00000000 <sub>B</sub>
0100 <sub>H</sub> to 01FF <sub>H</sub>	(Vacancy)			

(Continued)

# MB91121

Address	Register name (abbreviated)	Register name	Read/write	Initial value		
0200 <sub>H</sub>	DPDP	DMAC parameter descriptor pointer	R/W	XXXXXXXX <sub>B</sub>		
0201 <sub>H</sub>				XXXXXXXX <sub>B</sub>		
0202 <sub>H</sub>				XXXXXXXX <sub>B</sub>		
0203 <sub>H</sub>				X0000000 <sub>B</sub>		
0204 <sub>H</sub>	DACS R	DMAC control status register	R/W	00000000 <sub>B</sub>		
0205 <sub>H</sub>				00000000 <sub>B</sub>		
0206 <sub>H</sub>				00000000 <sub>B</sub>		
0207 <sub>H</sub>				00000000 <sub>B</sub>		
0208 <sub>H</sub>	DATCR	DMAC pin control register	R/W	XXXXXXXX <sub>B</sub>		
0209 <sub>H</sub>				XXXX0000 <sub>B</sub>		
020A <sub>H</sub>				XXXX0000 <sub>B</sub>		
020B <sub>H</sub>				XXXX0000 <sub>B</sub>		
020C <sub>H</sub> to 020F <sub>H</sub>		(Vacancy)				
0210 <sub>H</sub>	OFAS	DSP macro register	R/W	----0000 <sub>B</sub>		
0211 <sub>H</sub>				00000000 <sub>B</sub>		
0212 <sub>H</sub>	STRS			----0000 <sub>B</sub>		
0213 <sub>H</sub>				00000000 <sub>B</sub>		
0214 <sub>H</sub>	OFSC			0000---0 <sub>B</sub>		
0215 <sub>H</sub>		(Vacancy)				
0216 <sub>H</sub>	OFSS	DSP macro register	R/W	00000000 <sub>B</sub>		
0217 <sub>H</sub>	Y-BANKC		R/W	0--00000 <sub>B</sub>		
0218 <sub>H</sub>	OFSD		R/W	00000000 <sub>B</sub>		
0219 <sub>H</sub>			R/W	00000000 <sub>B</sub>		
021A <sub>H</sub>	DSP-PC		R/W	XXXXXXXX <sub>B</sub>		
021B <sub>H</sub>	DSP-CSR		R/W	00000000 <sub>B</sub>		
021C <sub>H</sub>	DSP-LY		R/W	XXXXXXXX <sub>B</sub>		
021D <sub>H</sub>			R/W	XXXXXXXX <sub>B</sub>		
021E <sub>H</sub>	DSP-OT0		R	XXXXXXXX <sub>B</sub>		
021F <sub>H</sub>			R	XXXXXXXX <sub>B</sub>		
0220 <sub>H</sub>	DSP-OT1		R	XXXXXXXX <sub>B</sub>		
0221 <sub>H</sub>			R	XXXXXXXX <sub>B</sub>		
0222 <sub>H</sub>	DSP-OT2		R	XXXXXXXX <sub>B</sub>		
0223 <sub>H</sub>			R	XXXXXXXX <sub>B</sub>		

(Continued)

Address	Register name (abbreviated)	Register name	Read/write	Initial value
0224 <sub>H</sub>	DSP-OT3	DSP macro register	R	XXXXXXXX <sub>B</sub>
0225 <sub>H</sub>				XXXXXXXX <sub>B</sub>
0226 <sub>H</sub> to 03E3 <sub>H</sub>		(Vacancy)		
03E4 <sub>H</sub>	ICHCR	Instruction cache control register	R/W	-----B
03E5 <sub>H</sub>				-----B
03E6 <sub>H</sub>				-----B
03E7 <sub>H</sub>				--000000 <sub>B</sub>
03E8 <sub>H</sub> to 03EF <sub>H</sub>		(Vacancy)		
03F0 <sub>H</sub>	BSD0	Bit search module 0-detection data register	W	XXXXXXXX <sub>B</sub>
03F1 <sub>H</sub>				XXXXXXXX <sub>B</sub>
03F2 <sub>H</sub>				XXXXXXXX <sub>B</sub>
03F3 <sub>H</sub>				XXXXXXXX <sub>B</sub>
03F4 <sub>H</sub>	BSD1	Bit search module 1-detection data register	R/W	XXXXXXXX <sub>B</sub>
03F5 <sub>H</sub>				XXXXXXXX <sub>B</sub>
03F6 <sub>H</sub>				XXXXXXXX <sub>B</sub>
03F7 <sub>H</sub>				XXXXXXXX <sub>B</sub>
03F8 <sub>H</sub>	BSDC	Bit search module transition-detection data register	W	XXXXXXXX <sub>B</sub>
03F9 <sub>H</sub>				XXXXXXXX <sub>B</sub>
03FA <sub>H</sub>				XXXXXXXX <sub>B</sub>
03FB <sub>H</sub>				XXXXXXXX <sub>B</sub>
03FC <sub>H</sub>	BSRR	Bit search module detection result register	R	XXXXXXXX <sub>B</sub>
03FD <sub>H</sub>				XXXXXXXX <sub>B</sub>
03FE <sub>H</sub>				XXXXXXXX <sub>B</sub>
03FF <sub>H</sub>				XXXXXXXX <sub>B</sub>
0400 <sub>H</sub>	ICR00	Interrupt control register 0	R/W	---11111 <sub>B</sub>
0401 <sub>H</sub>	ICR01	Interrupt control register 1	R/W	---11111 <sub>B</sub>
0402 <sub>H</sub>	ICR02	Interrupt control register 2	R/W	---11111 <sub>B</sub>
0403 <sub>H</sub>	ICR03	Interrupt control register 3	R/W	---11111 <sub>B</sub>
0404 <sub>H</sub>	ICR04	Interrupt control register 4	R/W	---11111 <sub>B</sub>
0405 <sub>H</sub>	ICR05	Interrupt control register 5	R/W	---11111 <sub>B</sub>
0406 <sub>H</sub>	ICR06	Interrupt control register 6	R/W	---11111 <sub>B</sub>
0407 <sub>H</sub>	ICR07	Interrupt control register 7	R/W	---11111 <sub>B</sub>

(Continued)

# MB91121

Address	Register name (abbreviated)	Register name	Read/write	Initial value
0408 <sub>H</sub>	ICR08	Interrupt control register 8	R/W	---11111 <sub>B</sub>
0409 <sub>H</sub>	ICR09	Interrupt control register 9	R/W	---11111 <sub>B</sub>
040A <sub>H</sub>	ICR10	Interrupt control register 10	R/W	---11111 <sub>B</sub>
040B <sub>H</sub>	ICR11	Interrupt control register 11	R/W	---11111 <sub>B</sub>
040C <sub>H</sub>	ICR12	Interrupt control register 12	R/W	---11111 <sub>B</sub>
040D <sub>H</sub>	ICR13	Interrupt control register 13	R/W	---11111 <sub>B</sub>
040E <sub>H</sub>	ICR14	Interrupt control register 14	R/W	---11111 <sub>B</sub>
040F <sub>H</sub>	ICR15	Interrupt control register 15	R/W	---11111 <sub>B</sub>
0410 <sub>H</sub>	ICR16	Interrupt control register 16	R/W	---11111 <sub>B</sub>
0411 <sub>H</sub>	ICR17	Interrupt control register 17	R/W	---111111 <sub>B</sub>
0412 <sub>H</sub>	ICR18	Interrupt control register 18	R/W	---111111 <sub>B</sub>
0413 <sub>H</sub>	ICR19	Interrupt control register 19	R/W	---111111 <sub>B</sub>
0414 <sub>H</sub>	ICR20	Interrupt control register 20	R/W	---111111 <sub>B</sub>
0415 <sub>H</sub>	ICR21	Interrupt control register 21	R/W	---111111 <sub>B</sub>
0416 <sub>H</sub>	ICR22	Interrupt control register 22	R/W	---111111 <sub>B</sub>
0417 <sub>H</sub>	ICR23	Interrupt control register 23	R/W	---111111 <sub>B</sub>
0418 <sub>H</sub>	ICR24	Interrupt control register 24	R/W	---111111 <sub>B</sub>
0419 <sub>H</sub>	ICR25	Interrupt control register 25	R/W	---111111 <sub>B</sub>
041A <sub>H</sub>	ICR26	Interrupt control register 26	R/W	---111111 <sub>B</sub>
041B <sub>H</sub>	ICR27	Interrupt control register 27	R/W	---111111 <sub>B</sub>
041C <sub>H</sub>	ICR28	Interrupt control register 28	R/W	---111111 <sub>B</sub>
041D <sub>H</sub>	ICR29	Interrupt control register 29	R/W	---111111 <sub>B</sub>
041E <sub>H</sub>	ICR30	Interrupt control register 30	R/W	---111111 <sub>B</sub>
041F <sub>H</sub>	ICR31	Interrupt control register 31	R/W	---111111 <sub>B</sub>
0420 <sub>H</sub> to 042E <sub>H</sub>	ICR32 to ICR46	Interrupt control register 32 to 46	R/W	---111111 <sub>B</sub>
042F <sub>H</sub>	ICR47	Interrupt control register 47	R/W	---111111 <sub>B</sub>
0430 <sub>H</sub>	DICR	Delayed interrupt control register	R/W	-----0 <sub>B</sub>
0431 <sub>H</sub>	HRCL	Hold request cancel request level setting register	R/W	---111111 <sub>B</sub>
0432 <sub>H</sub> to 047F <sub>H</sub>		(Vacancy)		
0480 <sub>H</sub>	RSRR/WTCR	Reset cause register/ watchdog peripheral control register	R/W	1XXXX-00 <sub>B</sub>
0481 <sub>H</sub>	STCR	Standby control register	R/W	000111-- <sub>B</sub>
0482 <sub>H</sub>	PDRR	DMA controller request squelch register	R/W	----0000 <sub>B</sub>

(Continued)

Address	Register name (abbreviated)	Register name	Read/write	Initial value
0483 <sub>H</sub>	CTBR	Timebase timer clear register	W	XXXXXXXX <sub>B</sub>
0484 <sub>H</sub>	GCR	Gear control register	R/W	110011-1 <sub>B</sub>
0485 <sub>H</sub>	WPR	Watchdog reset occurrence postpone register	W	XXXXXXXX <sub>B</sub>
0486 <sub>H</sub>		(Vacancy)		
0487 <sub>H</sub>		(Vacancy)		
0488 <sub>H</sub>	PCTR	PLL control register	R/W	00--0--- <sub>B</sub>
0489 <sub>H</sub> to 0600 <sub>H</sub>		(Vacancy)		
0601 <sub>H</sub>	DDR2	Port 2 data direction register	W	00000000 <sub>B</sub>
0602 <sub>H</sub> to 0604 <sub>H</sub>		(Vacancy)		
0605 <sub>H</sub>	DDR6	Port 6 data direction register	W	00000000 <sub>B</sub>
0606 <sub>H</sub>		(Vacancy)		
0607 <sub>H</sub>		(Vacancy)		
0608 <sub>H</sub>	DDRB	Port B data direction register	W	00000000 <sub>B</sub>
0609 <sub>H</sub>	DDRA	Port A data direction register	W	-000000- <sub>B</sub>
060A <sub>H</sub>		(Vacancy)		
060B <sub>H</sub>	DDR8	Port 8 data direction register	W	--0--000 <sub>B</sub>
060C <sub>H</sub>	ASR1	Area select register 1	W	00000000 <sub>B</sub>
060D <sub>H</sub>				00000001 <sub>B</sub>
060E <sub>H</sub>	AMR1	Area mask register 1	W	00000000 <sub>B</sub>
060F <sub>H</sub>				00000000 <sub>B</sub>
0610 <sub>H</sub>	ASR2	Area select register 2	W	00000000 <sub>B</sub>
0611 <sub>H</sub>				00000010 <sub>B</sub>
0612 <sub>H</sub>	AMR2	Area mask register 2	W	00000000 <sub>B</sub>
0613 <sub>H</sub>				00000000 <sub>B</sub>
0614 <sub>H</sub>	ASR3	Area select register 3	W	00000000 <sub>B</sub>
0615 <sub>H</sub>				00000011 <sub>B</sub>
0616 <sub>H</sub>	AMR3	Area mask register 3	W	00000000 <sub>B</sub>
0617 <sub>H</sub>				00000000 <sub>B</sub>
0618 <sub>H</sub>	ASR4	Area select register 4	W	00000000 <sub>B</sub>
0619 <sub>H</sub>				00000100 <sub>B</sub>
061A <sub>H</sub>	AMR4	Area mask register 4	W	00000000 <sub>B</sub>
061B <sub>H</sub>				00000000 <sub>B</sub>

(Continued)

# MB91121

(Continued)

Address	Register name (abbreviated)	Register name	Read/write	Initial value
061C <sub>H</sub>	ASR5	Area select register 5	W	00000000 <sub>B</sub>
061D <sub>H</sub>				00000101 <sub>B</sub>
061E <sub>H</sub>	AMR5	Area mask register 5	W	00000000 <sub>B</sub>
061F <sub>H</sub>				00000000 <sub>B</sub>
0620 <sub>H</sub>	AMD0	Area mode register 0	R/W	---00111 <sub>B</sub>
0621 <sub>H</sub>	AMD1	Area mode register 1	R/W	0--00000 <sub>B</sub>
0622 <sub>H</sub>	AMD32	Area mode register 32	R/W	00000000 <sub>B</sub>
0623 <sub>H</sub>	AMD4	Area mode register 4	R/W	0--00000 <sub>B</sub>
0624 <sub>H</sub>	AMD5	Area mode register 5	R/W	0--00000 <sub>B</sub>
0625 <sub>H</sub>	DSCR	DRAM signal control register	W	00000000 <sub>B</sub>
0626 <sub>H</sub>	RFCR	Refresh control register	R/W	--XXXXXX <sub>B</sub>
0627 <sub>H</sub>				00---000 <sub>B</sub>
0628 <sub>H</sub>	EPCR0	External pin control register 0	W	----1100 <sub>B</sub>
0629 <sub>H</sub>				-11111111 <sub>B</sub>
062A <sub>H</sub>	(Vacancy)			
062B <sub>H</sub>	EPCR1	External pin control register 1	W	11111111 <sub>B</sub>
062C <sub>H</sub>	DMCR4	DRAM control register 4	R/W	00000000 <sub>B</sub>
062D <sub>H</sub>				0000000- <sub>B</sub>
062E <sub>H</sub>	DMCR5	DRAM control register 5	R/W	00000000 <sub>B</sub>
062F <sub>H</sub>				0000000- <sub>B</sub>
0630 <sub>H</sub> to 07FD <sub>H</sub>	(Vacancy)			
07FE <sub>H</sub>	LER	Little endian register	W	-----000 <sub>B</sub>
07FF <sub>H</sub>	MODR	Mode register	W	XXXXXXXX <sub>B</sub>
002000 <sub>H</sub> to 002FFF <sub>H</sub>	Y-RAM (Variable RAM) 4096 byte (Max.)	DSP macro RAM		
00F000 <sub>H</sub> to 00F07F <sub>H</sub>	X-RAM (Coefficient RAM) 128 byte			
00F100 <sub>H</sub> to 00F2FF <sub>H</sub>	I-RAM (Instruction RAM) 512 byte			

Note : Do not use (vacancy) .

■ INTERRUPT CAUSES, INTERRUPT VECTORS  
AND INTERRUPT CONTROL REGISTER ALLOCATIONS

Interrupt causes	Interrupt number		Interrupt level		TBR default address
	Decimal	Hexadecimal	Register	Offset	
Reset	0	00	—	3F4H	000FFFFC <sub>H</sub>
Reserved for system	1	01	—	3F8H	000FFFF8 <sub>H</sub>
Reserved for system	2	02	—	3F4H	000FFFF4 <sub>H</sub>
Reserved for system	3	03	—	3F0H	000FFFF0 <sub>H</sub>
Reserved for system	4	04	—	3EC <sub>H</sub>	000FFFECH <sub>H</sub>
Reserved for system	5	05	—	3E8H	000FFFE8 <sub>H</sub>
Reserved for system	6	06	—	3E4H	000FFFE4 <sub>H</sub>
Reserved for system	7	07	—	3E0H	000FFFE0 <sub>H</sub>
Reserved for system	8	08	—	3DC <sub>H</sub>	000FFFDC <sub>H</sub>
Reserved for system	9	09	—	3D8H	000FFFD8 <sub>H</sub>
Reserved for system	10	0A	—	3D4H	000FFFD4 <sub>H</sub>
Reserved for system	11	0B	—	3D0H	000FFFD0 <sub>H</sub>
Reserved for system	12	0C	—	3CC <sub>H</sub>	000FFFCC <sub>H</sub>
Reserved for system	13	0D	—	3C8H	000FFFC8 <sub>H</sub>
Exception for undefined instruction	14	0E	—	3C4H	000FFFC4 <sub>H</sub>
NMI request	15	0F	F <sub>H</sub> fixed	3C0H	000FFFC0 <sub>H</sub>
External interrupt 0	16	10	ICR00	3BC <sub>H</sub>	000FFFBC <sub>H</sub>
External interrupt 1	17	11	ICR01	3B8H	000FFFB8 <sub>H</sub>
External interrupt 2	18	12	ICR02	3B4H	000FFFB4 <sub>H</sub>
External interrupt 3	19	13	ICR03	3B0H	000FFFB0 <sub>H</sub>
UART0 receive complete	20	14	ICR04	3AC <sub>H</sub>	000FFFAC <sub>H</sub>
UART1 receive complete	21	15	ICR05	3A8H	000FFFA8 <sub>H</sub>
UART2 receive complete	22	16	ICR06	3A4H	000FFFA4 <sub>H</sub>
UART0 transmit complete	23	17	ICR07	3A0H	000FFFA0 <sub>H</sub>
UART1 transmit complete	24	18	ICR08	39CH	000FFF9CH <sub>H</sub>
UART2 transmit complete	25	19	ICR09	398H	000FFF98H <sub>H</sub>
DMAC0 (complete, error)	26	1A	ICR10	394H	000FFF94H <sub>H</sub>
DMAC1 (complete, error)	27	1B	ICR11	390H	000FFF90H <sub>H</sub>
DMAC2 (complete, error)	28	1C	ICR12	38CH	000FFF8CH <sub>H</sub>
DMAC3 (complete, error)	29	1D	ICR13	388H	000FFF88H <sub>H</sub>
DMAC4 (complete, error)	30	1E	ICR14	384H	000FFF84H <sub>H</sub>
DMAC5 (complete, error)	31	1F	ICR15	380H	000FFF80H <sub>H</sub>
DMAC6 (complete, error)	32	20	ICR16	37CH	000FFF7CH <sub>H</sub>

(Continued)

# MB91121

Interrupt causes	Interrupt number		Interrupt level		TBR default address
	Decimal	Hexadecimal	Register	Offset	
DMAC7 (complete, error)	33	21	ICR17	378H	000FFF78H
A/D converter (successive approximation conversion type)	34	22	ICR18	374H	000FFF74H
16-bit reload timer 0	35	23	ICR19	370H	000FFF70H
16-bit reload timer 1	36	24	ICR20	36CH	000FFF6CH
16-bit reload timer 2	37	25	ICR21	368H	000FFF68H
PWM 0	38	26	ICR22	364H	000FFF64H
PWM 1	39	27	ICR23	360H	000FFF60H
PWM 2	40	28	ICR24	35CH	000FFF5CH
PWM 3	41	29	ICR25	358H	000FFF58H
U-TIMER 0	42	2A	ICR26	354H	000FFF54H
U-TIMER 1	43	2B	ICR27	350H	000FFF50H
U-TIMER 2	44	2C	ICR28	34CH	000FFF4CH
External interrupt 4	45	2D	ICR29	348H	000FFF48H
External interrupt 5	46	2E	ICR30	344H	000FFF44H
External interrupt 6	47	2F	ICR31	340H	000FFF40H
External interrupt 7	48	30	ICR32	33CH	000FFF3CH
DSP Macros soft interrupt	49	31	ICR33	338H	000FFF38H
DSP Macros offset interrupt	50	32	ICR34	334H	000FFF34H
Reserved for system	51	33	ICR35	330H	000FFF30H
Reserved for system	52	34	ICR36	32CH	000FFF2CH
Reserved for system	53	35	ICR37	328H	000FFF28H
Reserved for system	54	36	ICR38	324H	000FFF24H
Reserved for system	55	37	ICR39	320H	000FFF20H
Reserved for system	56	38	ICR40	31CH	000FFF1CH
Reserved for system	57	39	ICR41	318H	000FFF18H
Reserved for system	58	3A	ICR42	314H	000FFF14H
Reserved for system	59	3B	ICR43	310H	000FFF10H
Reserved for system	60	3C	ICR44	30CH	000FFF0CH
Reserved for system	61	3D	ICR45	308H	000FFF08H
Reserved for system	62	3E	ICR46	304H	000FFF04H
Delayed interrupt cause bit	63	3F	ICR47	300H	000FFF00H
Reserved for system (used in REALOS*)	64	40	—	2FCH	000FFEFCH
Reserved for system (used in REALOS*)	65	41	—	2F8H	000FFEF8H

(Continued)

(Continued)

Interrupt causes	Interrupt number		Interrupt level		TBR default address
	Decimal	Hexadecimal	Register	Offset	
Used in INT instructions	66 to 255	42 to FF	—	2F4 <sub>H</sub> to 000 <sub>H</sub>	000FFEF4 <sub>H</sub> to 000FFC00 <sub>H</sub>


\* : When using in REALOS/FR, interrupt 0x40, 0x41 for system code.

## ■ PERIPHERAL RESOURCES

### 1. I/O Ports

There are 2 types of I/O port register structure; port data register (PDR2, 6, 8, A, B, E to I) and data direction register (DDR2, 6, 8, A, B, E to I), where bits PDR2, 6, 8, A, B, E to I and bits DDR2, 6, 8, A, B, E to I corresponds respectively. Each bit on the register corresponds to an external pin. In port registers input/output register of the port configures input/output function of the port, while corresponding bit (pin) configures input/output function in data direction registers. Bit "0" specifies input and "1" specifies output.

- For input (DDR = "0") setting;  
 PDR reading operation : reads level of corresponding external pin.  
 PDR writing operation : writes set value to PDR.
- For output (DDR = "1") setting;  
 PDR reading operation : reads PDR value.  
 PDR writing operation : outputs PDR value to corresponding external pin.
- **Block diagram**



- Register explanation

- Port Data Register (PDR)

PDR2 Address : 000001H	7     6     5     4     3     2     1     0	P27   P26   P25   P24   P23   P22   P21   P20	Initial value XXXXXXXX <sub>B</sub>	Access R/W
PDR6 Address : 000005H	7     6     5     4     3     2     1     0	P67   P66   P65   P64   P63   P62   P61   P60	Initial value XXXXXXXX <sub>B</sub>	Access R/W
PDR8 Address : 00000BH	7     6     5     4     3     2     1     0	—   —   P85   —   —   P82   P81   P80	Initial value --X---XXX <sub>B</sub>	Access R/W
PDRA Address : 000009H	7     6     5     4     3     2     1     0	—   PA6   PA5   PA4   PA3   PA2   PA1   —	Initial value -XXXXXX-X <sub>B</sub>	Access R/W
PDRB Address : 000008H	7     6     5     4     3     2     1     0	PB7   PB6   PB5   PB4   PB3   PB2   PB1   PB0	Initial value XXXXXXXX <sub>B</sub>	Access R/W
PDRE Address : 000012H	7     6     5     4     3     2     1     0	PE7   PE6   PE5   PE4   PE3   PE2   PE1   PE0	Initial value XXXXXXXX <sub>B</sub>	Access R/W
PDRF Address : 000013H	7     6     5     4     3     2     1     0	PF7   PF6   PF5   PF4   PF3   PF2   PF1   PF0	Initial value XXXXXXXX <sub>B</sub>	Access R/W
PDRG Address : 000014H	7     6     5     4     3     2     1     0	PG7   PG6   PG5   PG4   PG3   PG2   PG1   PG0	Initial value XXXXXXXX <sub>B</sub>	Access R/W
PDRH Address : 000015H	7     6     5     4     3     2     1     0	PH7   PH6   PH5   PH4   —   —   —   —	Initial value XXXX--- <sub>B</sub>	Access R/W
PDRI Address : 000016H	7     6     5     4     3     2     1     0	—   —   —   —   —   —   PI1   PI0	Initial value -----XX <sub>B</sub>	Access R/W

PDR2 to PDRI is the I/O port input/output data register.

The associated register, DDR2 to DDRI, controls the input/output.

# MB91121

- Data Direction Register (DDR)

DDR2 Address : 000601H	7     6     5     4     3     2     1     0	P27   P26   P25   P24   P23   P22   P21   P20	Initial value 0 0 0 0 0 0 0B	Access W
DDR6 Address : 000605H	7     6     5     4     3     2     1     0	P67   P66   P65   P64   P63   P62   P61   P60	Initial value 0 0 0 0 0 0 0B	Access W
DDR8 Address : 00060BH	7     6     5     4     3     2     1     0	—   —   P85   —   —   P82   P81   P80	Initial value -- 0 -- 0 0 0B	Access W
DDRA Address : 000609H	7     6     5     4     3     2     1     0	—   PA6   PA5   PA4   PA3   PA2   PA1   —	Initial value - 0 0 0 0 0 - B	Access W
DDRB Address : 000608H	7     6     5     4     3     2     1     0	PB7   PB6   PB5   PB4   PB3   PB2   PB1   PB0	Initial value 0 0 0 0 0 0 0B	Access W
DDRE Address : 0000D2H	7     6     5     4     3     2     1     0	PE7   PE6   PE5   PE4   PE3   PE2   PE1   PE0	Initial value 0 0 0 0 0 0 0B	Access W
DDRF Address : 0000D3H	7     6     5     4     3     2     1     0	PF7   PF6   PF5   PF4   PF3   PF2   PF1   PF0	Initial value 0 0 0 0 0 0 0B	Access W
DDRG Address : 0000D4H	7     6     5     4     3     2     1     0	PG7   PG6   PG5   PG4   PG3   PG2   PG1   PG0	Initial value 0 0 0 0 0 0 0B	Access W
DDRH Address : 0000D5H	7     6     5     4     3     2     1     0	PH7   PH6   PH5   PH4   —   —   —   —	Initial value 0 0 0 0 -- -- B	Access W
DDRI Address : 0000D6H	7     6     5     4     3     2     1     0	—   —   —   —   —   —   PI1   PI0	Initial value ----- 0 0B	Access W

DDR2 to DDRI controls the I/O port input/output direction bit by bit.

0 : Input


1 : Output

## 2. DMA Controller (DMAC)

The DMA controller is a module embedded in FR family devices, and performs DMA (direct memory access) transfer.

DMA transfer performed by the DMA controller transfers data without intervention of CPU, contributing to enhanced performance of the system.

- 8 channels
- Mode : single/block transfer, burst transfer and continuous transfer : 3 kinds of transfer
- Transfer all through the area
- Max. 65536 of transfer cycles
- Interrupt function right after the transfer
- Selectable for address transfer increase/decrease by the software
- External transfer request input pin, external transfer request accept output pin, external transfer complete output pin three pins for each
- **Block diagram**



# MB91121

- Registers (DMAC internal registers)


Address	bit 31	bit 16	bit 0	Initial value
00000200H				XXXXXXXXB
00000201H				XXXXXXXXB
00000202H				XXXXXXXXB
00000203H				X0000000B
00000204H				00000000B
00000205H				00000000B
00000206H				00000000B
00000207H				00000000B
00000208H				XXXXXXXXB
00000209H				XXXX0000B
0000020AH				XXXX0000B
0000020BH				XXXX0000B

( ) : Access

R/W : Readable and writable

X : Indeterminate

- Registers (DMA descriptor)




### 3. UART

The UART is a serial I/O port for supporting asynchronous (start-stop system) communication or CLK synchronous communication, and it has the following features.

The MB91121 consists of 3 channels of UART.

- Full double double buffer
- Both a synchronous (start-stop system) communication and CLK synchronous communication are available.
- Supporting multi-processor mode
- Perfect programmable baud rate
  - Any baud rate can be set by internal timer (refer to section “4. U-TIMER”).
- Any baud rate can be set by external clock.
- Error checking function (parity, framing and overrun)
- Transfer signal : NRZ code
- Enable DMA transfer start by interrupt.

- Block diagram



- Register configuration

Address	bit 15	bit 8	bit 0	Initial value
0000001E <sub>H</sub>	SCR0			0 0 0 0 0 1 0 0 <sub>B</sub> (R/W)
00000022 <sub>H</sub>	SCR1			0 0 0 0 0 1 0 0 <sub>B</sub> (R/W)
00000026 <sub>H</sub>	SCR2			0 0 0 0 0 1 0 0 <sub>B</sub> (R/W)
0000001F <sub>H</sub>		SMR0		0 0 - - 0 - 0 0 <sub>B</sub> (R/W)
00000023 <sub>H</sub>		SMR1		0 0 - - 0 - 0 0 <sub>B</sub> (R/W)
00000027 <sub>H</sub>		SMR2		0 0 - - 0 - 0 0 <sub>B</sub> (R/W)
0000001C <sub>H</sub>	SSR0			0 0 0 0 1 - 0 0 <sub>B</sub> (R/W)
00000020 <sub>H</sub>	SSR1			0 0 0 0 1 - 0 0 <sub>B</sub> (R/W)
00000024 <sub>H</sub>	SSR2			0 0 0 0 1 - 0 0 <sub>B</sub> (R/W)
0000001D <sub>H</sub>	SIDR0/SODR0			XXXXXXX <sub>X</sub> <sub>B</sub> (R/W)
00000021 <sub>H</sub>	SIDR1/SIDR1			XXXXXXX <sub>X</sub> <sub>B</sub> (R/W)
00000002 <sub>H</sub>	SIDR2/SIDR2			XXXXXXX <sub>X</sub> <sub>B</sub> (R/W)

( ) : Access

R/W : Readable and writable

— : Unused

X : Indeterminate


## 4. U-TIMER (16-bit Timer for UART Baud Rate Generation)

The U-TIMER is a 16-bit timer for generating UART baud rate. Combination of chip operating frequency and reload value of U-TIMER allows flexible setting of baud rate.

The U-TIMER operates as an interval timer by using interrupt issued on counter underflow.

The MB91121 has 3 channel U-TIMER embedded on the chip. An interval of up to  $2^{16} \times \phi$  can be counted.

- **Block diagram**



- **Register configuration**

Address	bit 15	bit 0	Initial value
00000078H	UTIM0/UTIMR0		0 0 0 0 0 0 0B (R/W)
00000079H			0 0 0 0 0 0 0B
⋮			
0000007CH	UTIM1/UTIMR1		0 0 0 0 0 0 0B (R/W)
0000007DH			0 0 0 0 0 0 0B
⋮			
00000080H	UTIM2/UTIMR2		0 0 0 0 0 0 0B (R/W)
00000081H			0 0 0 0 0 0 0B
0000007BH	UTIMC0		0 - - 0 0 0 0 1B (R/W)
0000007FH	UTIMC1		0 - - 0 0 0 0 1B (R/W)
00000083H	UTIMC2		0 - - 0 0 0 0 1B (R/W)


( ) : Access  
R/W : Readable and writable  
— : Unused

## 5. PWM Timer

The PWM timer can output high accurate PWM waves efficiently.


MB91121 has inner 4-channel PWM timers, and has the following features.

- Each channel consists of a 16-bit down counter, a 16-bit data register with a buffer for cycle setting, a 16-bit compare register with a buffer for duty setting, and a pin controller.
- The count clock of a 16-bit down counter can be selected from the following four inner clocks.  
Inner clock  $\phi$ ,  $\phi/4$ ,  $\phi/16$ ,  $\phi/64$
- The counter value can be initialized “ $FFFF_H$ ” by the resetting or the counter borrow.
- PWM output (each channel)
- Register description
- **Block diagram (general construction)**



# MB91121

- Block diagram (for one channel)



- Register configuration

Address	bit 15	bit 8	bit 0	Initial value
000000DC <sub>H</sub>				0 0 1 1 0 0 1 0 <sub>B</sub>
000000DD <sub>H</sub>				0 0 0 1 0 0 1 0 <sub>B</sub> (R/W)
000000DF <sub>H</sub>				0 0 0 0 0 0 0 0 <sub>B</sub> (R/W)
000000E0 <sub>H</sub>				1 1 1 1 1 1 1 1 <sub>B</sub>
000000E1 <sub>H</sub>				1 1 1 1 1 1 1 1 <sub>B</sub> (R)
000000E2 <sub>H</sub>				X X X X X X X X <sub>B</sub>
000000E3 <sub>H</sub>				X X X X X X X X <sub>B</sub> (W)
000000E4 <sub>H</sub>				X X X X X X X X <sub>B</sub>
000000E5 <sub>H</sub>				X X X X X X X X <sub>B</sub> (W)
000000E6 <sub>H</sub>				0 0 0 0 0 0 —B
000000E7 <sub>H</sub>				0 0 0 0 0 0 0 0 <sub>B</sub> (R/W)
000000E8 <sub>H</sub>				1 1 1 1 1 1 1 1 <sub>B</sub>
000000E9 <sub>H</sub>				1 1 1 1 1 1 1 1 <sub>B</sub> (R)
000000EA <sub>H</sub>				X X X X X X X X <sub>B</sub>
000000EB <sub>H</sub>				X X X X X X X X <sub>B</sub> (W)
000000EC <sub>H</sub>				X X X X X X X X <sub>B</sub>
000000ED <sub>H</sub>				X X X X X X X X <sub>B</sub> (W)
000000EE <sub>H</sub>				0 0 0 0 0 0 —B
000000EF <sub>H</sub>				0 0 0 0 0 0 0 0 <sub>B</sub> (R/W)
000000F0 <sub>H</sub>				1 1 1 1 1 1 1 1 <sub>B</sub>
000000F1 <sub>H</sub>				1 1 1 1 1 1 1 1 <sub>B</sub> (R)
000000F2 <sub>H</sub>				X X X X X X X X <sub>B</sub>
000000F3 <sub>H</sub>				X X X X X X X X <sub>B</sub> (W)
000000F4 <sub>H</sub>				X X X X X X X X <sub>B</sub>
000000F5 <sub>H</sub>				X X X X X X X X <sub>B</sub> (W)
000000F6 <sub>H</sub>				0 0 0 0 0 0 —B
000000F7 <sub>H</sub>				0 0 0 0 0 0 0 0 <sub>B</sub> (R/W)
000000F8 <sub>H</sub>				1 1 1 1 1 1 1 1 <sub>B</sub>
000000F9 <sub>H</sub>				1 1 1 1 1 1 1 1 <sub>B</sub> (R)
000000FA <sub>H</sub>				X X X X X X X X <sub>B</sub>
000000FB <sub>H</sub>				X X X X X X X X <sub>B</sub> (W)
000000FC <sub>H</sub>				X X X X X X X X <sub>B</sub>
000000FD <sub>H</sub>				X X X X X X X X <sub>B</sub> (W)
000000FE <sub>H</sub>				0 0 0 0 0 0 —B
000000FF <sub>H</sub>				0 0 0 0 0 0 0 0 <sub>B</sub> (R/W)

( ) : Access

R/W : Readable and writable

R : Read only

W : Write only

— : Unused

X : Indeterminate

## 6. 16-bit Reload Timer


The 16-bit reload timer consists of a 16-bit down counter, a 16-bit reload register, a prescaler for generating internal count clock and control registers.

Internal clock can be selected from 3 types of internal clocks (divided by 2/8/32 of machine clock) .

The DMA transfer can be started by the interruption.

The MB91121 consists of 3 channels of the 16-bit reload timer.

- **Block diagram**



- Register configuration

Address			Initial value
	bit 15	bit 0	
0000002E <sub>H</sub>	TMCSR0	-----0000 <sub>B</sub> 00000000 <sub>B</sub>	(R/W)
0000002F <sub>H</sub>			
00000036 <sub>H</sub>	TMCSR1	-----0000 <sub>B</sub> 00000000 <sub>B</sub>	(R/W)
00000037 <sub>H</sub>			
00000042 <sub>H</sub>	TMCSR2	-----0000 <sub>B</sub> 00000000 <sub>B</sub>	(R/W)
00000043 <sub>H</sub>			
0000002A <sub>H</sub>	TMR0	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>	(R)
0000002B <sub>H</sub>			
00000032 <sub>H</sub>	TMR1	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>	(R)
00000033 <sub>H</sub>			
0000003E <sub>H</sub>	TMR2	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>	(R)
0000003F <sub>H</sub>			
00000028 <sub>H</sub>	TMRLR0	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>	(W)
00000029 <sub>H</sub>			
00000030 <sub>H</sub>	TMRLR1	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>	(W)
00000031 <sub>H</sub>			
0000003C <sub>H</sub>	TMRLR2	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>	(W)
0000003D <sub>H</sub>			

( ) : Access

R/W : Readable and writable

R : Read only

W : Write only


— : Unused

X : Indeterminate

## 7. Bit Search Module

The bit search module detects transitions of data (0 to 1/1 to 0) on the data written on the input registers and returns locations of the transitions.

- **Block diagram**



- **Register configuration**

Address	bit 31	bit 16	bit 0	Initial value
000003F0 <sub>H</sub>				XXXXXXXX <sub>B</sub>
000003F1 <sub>H</sub>				XXXXXXXX <sub>B</sub>
000003F2 <sub>H</sub>				XXXXXXXX <sub>B</sub>
000003F3 <sub>H</sub>				XXXXXXXX <sub>B</sub>
000003F4 <sub>H</sub>				XXXXXXXX <sub>B</sub>
000003F5 <sub>H</sub>				XXXXXXXX <sub>B</sub>
000003F6 <sub>H</sub>				XXXXXXXX <sub>B</sub>
000003F7 <sub>H</sub>				XXXXXXXX <sub>B</sub>
000003F8 <sub>H</sub>				XXXXXXXX <sub>B</sub>
000003F9 <sub>H</sub>				XXXXXXXX <sub>B</sub>
000003FA <sub>H</sub>				XXXXXXXX <sub>B</sub>
000003FB <sub>H</sub>				XXXXXXXX <sub>B</sub>
000003FC <sub>H</sub>				XXXXXXXX <sub>B</sub>
000003FE <sub>H</sub>				XXXXXXXX <sub>B</sub>
000003FD <sub>H</sub>				XXXXXXXX <sub>B</sub>
000003FF <sub>H</sub>				XXXXXXXX <sub>B</sub>

( ) : Access  
 R/W : Readable and writable  
 R : Read only  
 W : Write only  
 X : Indeterminate


## 8. 10-bit A/D Converter (Successive Approximation Conversion Type)

The A/D converter is the module which converts an analog input voltage to a digital value, and it has following features.

- Minimum converting time : 5.6  $\mu$ s/ch. (system clock : 25 MHz)
- Inner sample and hold circuit
- Resolution : 10 bits
- Analog input can be selected from 4 channels by program.
  - Single convert mode : 1 channel is selected and converted.
  - Scan convert mode : Converting continuous channels. Maximum 4 channels are programmable.
  - Continuous convert mode : Converting the specified channel repeatedly.
  - Stop convert mode : After converting one channel then stop and wait till next activation synchronising at the beginning of conversion can be performed.
- DMA transfer operation is available by interruption.
- Operating factor can be selected from the software, the external trigger (falling edge) , and 16-bit reroad timer (rising edge) .

# MB91121

- Block diagram



- Register configuration


Address	bit 15	bit 0	Initial value
0000003A <sub>H</sub>			0 0 0 0 0 0 0 <sub>B</sub> (R/W)
0000003B <sub>H</sub>	ADCS		0 0 0 0 0 0 0 <sub>B</sub>
00000038 <sub>H</sub>			-----XX <sub>B</sub>
00000039 <sub>H</sub>	ADCR		XXXXXXX <sub>B</sub> (R)

( ) : Access  
 R/W : Readable and writable  
 R : Read only  
 — : Unused  
 X : Indeterminate

## 9. Interrupt Controller

The interrupt controller processes interrupt acknowledgments and arbitration between interrupts.

- **Block diagram**



\*1 : DLYI stands for delayed interrupt module (delayed interrupt generation block) (refer to the section "11. Delayed Interrupt Module" for detail) .

\*2 : INT0 is a wake-up signal to clock control block in the sleep or stop status.

\*3 : HLDCAN is a bus release request signal for bus masters other than CPU.

\*4 : LEVEL5 to LEVEL0 are interrupt level outputs.

\*5 : VCT5 to VCT0 are interrupt vector outputs.

# MB91121

- Register configuration

Address	bit 7	bit 0	Initial value	Address	bit 7	bit 0	Initial value
00000400 <sub>H</sub>	ICR00		---111111B (R/W)	00000411 <sub>H</sub>	ICR17		---111111B (R/W)
00000401 <sub>H</sub>	ICR01		---111111B (R/W)	00000412 <sub>H</sub>	ICR18		---111111B (R/W)
00000402 <sub>H</sub>	ICR02		---111111B (R/W)	00000413 <sub>H</sub>	ICR19		---111111B (R/W)
00000403 <sub>H</sub>	ICR03		---111111B (R/W)	00000414 <sub>H</sub>	ICR20		---111111B (R/W)
00000404 <sub>H</sub>	ICR04		---111111B (R/W)	00000415 <sub>H</sub>	ICR21		---111111B (R/W)
00000405 <sub>H</sub>	ICR05		---111111B (R/W)	00000416 <sub>H</sub>	ICR22		---111111B (R/W)
00000406 <sub>H</sub>	ICR06		---111111B (R/W)	00000417 <sub>H</sub>	ICR23		---111111B (R/W)
00000407 <sub>H</sub>	ICR07		---111111B (R/W)	00000418 <sub>H</sub>	ICR24		---111111B (R/W)
00000408 <sub>H</sub>	ICR08		---111111B (R/W)	00000419 <sub>H</sub>	ICR25		---111111B (R/W)
00000409 <sub>H</sub>	ICR09		---111111B (R/W)	0000041A <sub>H</sub>	ICR26		---111111B (R/W)
0000040A <sub>H</sub>	ICR10		---111111B (R/W)	0000041B <sub>H</sub>	ICR27		---111111B (R/W)
0000040B <sub>H</sub>	ICR11		---111111B (R/W)	0000041C <sub>H</sub>	ICR28		---111111B (R/W)
0000040C <sub>H</sub>	ICR12		---111111B (R/W)	0000041D <sub>H</sub>	ICR29		---111111B (R/W)
0000040D <sub>H</sub>	ICR13		---111111B (R/W)	0000041E <sub>H</sub>	ICR30		---111111B (R/W)
0000040E <sub>H</sub>	ICR14		---111111B (R/W)	0000041F <sub>H</sub>	ICR31		---111111B (R/W)
0000040F <sub>H</sub>	ICR15		---111111B (R/W)	0000042F <sub>H</sub>	ICR47		---111111B (R/W)
00000410 <sub>H</sub>	ICR16		---111111B (R/W)	00000431 <sub>H</sub>	HRCL		---111111B (R/W)
				00000430 <sub>H</sub>	DICR		-----0B (R/W)


( ) : Access  
 R/W : Readable and writable  
 — : Unused

## 10. External Interrupt/NMI Control Block

The external interrupt/NMI control block controls external interrupt request signals input to  $\overline{\text{NMI}}$  pin and INT0 to INT3 pins.

Detecting levels can be selected from “H”, “L”, rising edge and falling edge (not for  $\overline{\text{NMI}}$  pin) .

- **Block diagram**



- **Register configuration**

Address	bit 15	bit 8	bit 0	Initial value
00000095 <sub>H</sub>			ENIR	0 0 0 0 0 0 0 <sub>B</sub> (R/W)
00000094 <sub>H</sub>		EIRR		0 0 0 0 0 0 0 <sub>B</sub> (R/W)
00000099 <sub>H</sub>		ELVR		0 0 0 0 0 0 0 <sub>B</sub> (R/W)

( ) : Access  
R/W : Readable and writable

## 11. Delayed Interrupt Module

Delayed interrupt module is a module which generates an interrupt for changing a task. By using this delayed interrupt module, an interrupt request to CPU can be generated/cancelled by the software.

Refer to the section “9. Interrupt Controller” for delayed interrupt module block diagram.

- **Register configuration**

Address	bit 7	bit 0	Initial value
00000430H	DICR		----- 0B (R/W)


( ) : Access  
R/W : Readable and writable  
— : Unused

## **12. Clock Generation (Low-power consumption mechanism)**

The clock control block is a module which undertakes the following functions.

- CPU clock generation (including gear function)
- Peripheral clock generation (including gear function)
- Reset generation and cause hold
- Standby function (including hardware standby)
- DMA request prohibit
- PLL (multiplier circuit) embedded

- Block diagram



- Register configuration

Address			Initial value
00000480 <sub>H</sub>	bit 15 RSRR/WTCR	bit 8	1 XXXX – 0 0 <sub>B</sub> (R/W)
00000481 <sub>H</sub>		STCR	0 0 0 1 1 1 – – – (R/W)
00000482 <sub>H</sub>	PDRR		– – – 0 0 0 0 <sub>B</sub> (R/W)
00000483 <sub>H</sub>		CDBR	XXXXXXX <sub>B</sub> (W)
00000484 <sub>H</sub>	GCR		1 1 0 0 1 1 – 1 <sub>B</sub> (R/W)
00000485 <sub>H</sub>		WPR	XXXXXXX <sub>B</sub> (W)

( ) : Access  
 R/W : Readable and writable  
 R : Read only  
 — : Unused  
 X : Indeterminate

## 13. External Bus Interface

The external bus interface controls the interface between the device and the external memory and also the external I/O, and has the following features.

- 25-bit (32 Mbytes) address output
- 6 independent banks owing to the chip select function.

Can be set to anywhere on the logical address space for minimum unit 64 Kbytes.

Total 32 Mbytes × 6 area setting is available by the address pin and the chip select pin.

- 8/16-bit bus width setting are available for every chip select area.

- Programmable automatic memory wait (Max. for 7 cycles) can be inserted.

- DRAM interface support

Three kinds of DRAM interface : Double CAS DRAM (normally DRAM I/F)

Single CAS DRAM

Hyper DRAM

2 banks independent control (RAS, CAS, etc. control signals)

DRAM select is available from 2CAS/1WE and 1CAS/2WE.

Hi-speed page mode supported

CBR/self refresh supported


Programmable wave form

- Unused address/data pin can be used for I/O port.

- Little endian mode supported

- Clock doublure : Internal bus 50 MHz, external bus 25 MHz

- Block diagram



# MB91121

- Register configuration

Address	bit 31	bit 16	bit 0	Initial value
0000060CH		ASR1		00000000B 00000001B (W)
0000060DH				
0000060EH			AMR1	00000000B 00000000B (W)
0000060FH				
00000610H		ASR2		00000000B 00000010B (W)
00000611H				
00000612H			AMR2	00000000B 00000000B (W)
00000613H				
00000614H		ASR3		00000000B 00000011B (W)
00000615H				
00000616H			AMR3	00000000B 00000000B (W)
00000617H				
00000618H		ASR4		00000000B 00000100B (W)
00000619H				
0000061AH			AMR4	00000000B 00000000B (W)
0000061BH				
0000061CH		ASR5		00000000B 00000101B (W)
0000061DH				
0000061EH			AMR5	00000000B 00000000B (W)
0000061FH				
00000620H		AMD0		---00111B (R/W)
00000621H		AMD1		0--00000B (R/W)
00000622H			AMD32	00000000B (R/W)
00000623H			AMD4	0--00000B (R/W)
00000624H		AMD5		0--00000B (R/W)
00000625H		DSCR		00000000B (W)
00000626H			RFCR	--XXXXXXB 00---000B (R/W)
00000627H				
00000628H		EPCR0		--11000B -1111111B (W)
00000629H				
0000062BH			EPCR1	11111111B (W)
0000062CH		DMCR4		00000000B 0000000-B (R/W)
0000062DH				
0000062EH			DMCR5	00000000B 0000000-B (R/W)
0000062FH				
000007FEH			LER	-----000B (W)
000007FFH			MODR	XXXXXXXXB (W)

( ) : Access  
 W : Write only  
 X : Indeterminate

R/W : Readable and writable  
 — : Unused

## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

(V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min.	Max.		
Power supply voltage	V <sub>CC</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 3.6	V	
Analog supply voltage	AV <sub>CC</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 3.6	V	*1
Analog reference voltage	AVRH	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 3.6	V	*1
Input voltage	V <sub>I</sub>	V <sub>SS</sub> - 0.3	V <sub>CC</sub> + 0.3	V	
Analog pin input voltage	V <sub>IA</sub>	V <sub>SS</sub> - 0.3	AV <sub>CC</sub> + 0.3	V	
Output voltage	V <sub>O</sub>	V <sub>SS</sub> - 0.3	V <sub>CC</sub> + 0.3	V	
"L" level maximum output current	I <sub>OL</sub>	—	10	mA	*2
"L" level average output current	I <sub>OLAV</sub>	—	4	mA	*3
"L" level maximum total output current	$\Sigma I_{OL}$	—	100	mA	
"L" level average total output current	$\Sigma I_{OLAV}$	—	50	mA	*4
"H" level maximum output current	I <sub>OH</sub>	—	-10	mA	*2
"H" level average output current	I <sub>OHAV</sub>	—	-4	mA	*3
"H" level maximum total output current	$\Sigma I_{OH}$	—	-50	mA	
"H" level average total output current	$\Sigma I_{OHAV}$	—	-20	mA	*4
Power consumption	P <sub>D</sub>	—	600	mW	
Operating temperature	T <sub>A</sub>	0	+70	°C	
Storage temperature	T <sub>STG</sub>	-55	+150	°C	

\*1 : Care must be taken that AV<sub>CC</sub> and AVRH do not exceed V<sub>CC</sub> + 0.3 V, such as when turning on the device.  
Also, care must be taken that AVRH does not exceed AV<sub>CC</sub>.

\*2 : Maximum output current is a peak current value measured at a corresponding pin.

\*3 : Average output current is an average current for a 100 ms period at a corresponding pin.

\*4 : Average total output current is an average current for a 100 ms period for all corresponding pins.

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 2. Recommended Operating Conditions

( $V_{SS} = AV_{SS} = 0.0 \text{ V}$ )

Parameter	Symbol	Value		Unit	Remarks
		Min.	Max.		
Power supply voltage	$V_{CC}$	3.0	3.6	V	
Analog supply voltage	$AV_{CC}$	$V_{SS} + 0.3$	$V_{SS} + 3.6$	V	
Analog reference voltage	$AV_{RH}$	$AV_{SS}$	$AV_{CC}$	V	
Operating temperature	$T_A$	0	+70	$^{\circ}\text{C}$	

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

### 3. DC Characteristics

( $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = 0 \text{ }^\circ\text{C to } +70 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
"H" level input voltage	$V_{IH}$	Input pin except for hysteresis input	—	$0.65 \times V_{CC}$	—	$V_{CC} + 0.3$	V	*2
	$V_{IHS}$	*1	—	$0.8 \times V_{CC}$	—	$V_{CC} + 0.3$	V	Hysteresis input*2
"L" level input voltage	$V_{IL}$	Input pin except for hysteresis input	—	$V_{SS} - 0.3$	—	$0.25 \times V_{CC}$	V	*2
	$V_{ILS}$	*1	—	$V_{SS} - 0.3$	—	$0.2 \times V_{CC}$	V	Hysteresis input*2
"H" level output voltage	$V_{OH}$	D16 to D31 A00 to A24 P6 to PF	$V_{CC} = 3.0 \text{ V}$ $I_{OH} = -4.0 \text{ mA}$	$V_{CC} - 0.5$	—	—	V	
"L" level output voltage	$V_{OL}$	D16 to D31 A00 to A24 P6 to PF	$V_{CC} = 3.0 \text{ V}$ $I_{OL} = 4.0 \text{ mA}$	—	—	0.4	V	
Input leakage current (Hi-Z output leakage current)	$I_{LI}$	D00 to D31 A00 to A23 P8 to PF	$V_{CC} = 3.6 \text{ V}$ $0.45 \text{ V} < V_I < V_{CC}$	-5	—	+5	$\mu\text{A}$	
Pull-up resistance	$R_{PULL}$	$\overline{RST}$	$V_{CC} = 3.6 \text{ V}$ $V_I = 0.45 \text{ V}$	25	50	100	$k\Omega$	
Power supply current	$I_{CC}$	$V_{CC}$	$F_C = 12.5 \text{ MHz}$ $V_{CC} = 3.3 \text{ V}$	—	130	180	mA	(4 multiplication) Operation at 50 MHz
	$I_{CCS}$		$F_C = 12.5 \text{ MHz}$ $V_{CC} = 3.3 \text{ V}$	—	85	120	mA	Sleep mode
	$I_{CCH}$		$T_A = +25 \text{ }^\circ\text{C}$ $V_{CC} = 3.3 \text{ V}$	—	15	150	$\mu\text{A}$	Stop mode
Input capacitance	$C_{IN}$	Except for $V_{CC}$ , $AV_{CC}$ , $AV_{SS}$ , $V_{SS}$	—	—	10	—	$p\text{F}$	

\*1 : Hysteresis input pin : NMI,  $\overline{RST}$ , P60 to P67, PA1 to PA6, PB0 to PB7, PE0 to PE7, PF0 to PF7, PG0 to PG7, PI0, PI1

\*2 :  $V_{CC3} = 3.3 \pm 0.2 \text{ V}$  (internal regulator output voltage) when using 5 V power supply,  $V_{CC3}$  = power supply voltage when using 3V power supply (internal regulator unused)


## 4. AC Characteristics

### (1) Measurement Conditions

The following conditions apply to AC characteristics unless otherwise specified.

- **Measurement conditions for AC standards**


$V_{CC}$  : 3.0 V to 3.6 V



$V_{IH}$	$1/2 * V_{CC}$	$V_{OH}$	$1/2 * V_{CC}$
$V_{IL}$	$1/2 * V_{CC}$	$V_{OL}$	$1/2 * V_{CC}$

(The input rise/fall time is 10 ns or less.)

- **Load condition**




## (2) Clock Timing Rating

(V<sub>CC</sub> = 3.0 V to 3.6 V, V<sub>SS</sub> = AV<sub>SS</sub> = 0.0V, T<sub>A</sub> = 0 °C to + 70 °C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Clock frequency (1)	F <sub>C</sub>	X0, X1	—	10	12.5	MHz	When using PLL
Clock cycle time	t <sub>C</sub>	X0, X1		80	100	ns	
Frequency shift ratio* <sup>1</sup> (when locked)	Δf			—	5	%	
Clock frequency (2)	F <sub>C</sub>	X0, X1	—	10	25	MHz	Self-oscillation (divide-by-2 input)
Clock frequency (3)	F <sub>C</sub>	X0, X1		10	25	MHz	External clock (divide-by-2 input)
Clock cycle time	t <sub>C</sub>	X0, X1		40	100	ns	
Input clock pulse width	P <sub>WH</sub> , P <sub>WL</sub>	X0, X1	—	25	—	ns	Input to X0 only
Input clock rising/falling time	t <sub>CR</sub> , t <sub>CF</sub>	X0, X1		10	—	ns	Input to X0, X1
Input clock rising/falling time	t <sub>CR</sub> , t <sub>CF</sub>	X0, X1		—	8	ns	(t <sub>CR</sub> + t <sub>CF</sub> )
Internal operating clock frequency	f <sub>CP</sub>		—	0.625* <sup>2</sup>	50	MHz	CPU system
	f <sub>CPB</sub>			0.625* <sup>2</sup>	25* <sup>3</sup>	MHz	Bus system
	f <sub>CPP</sub>			0.625* <sup>2</sup>	25	MHz	Peripheral system
Internal operating clock cycle time	t <sub>CP</sub>		—	20	1600* <sup>2</sup>	ns	CPU system
	t <sub>CPB</sub>			40* <sup>3</sup>	1600* <sup>2</sup>	ns	Bus system
	t <sub>CPP</sub>			40	1600* <sup>2</sup>	ns	Peripheral system

\*1 : Frequency shift ratio stands for deviation ratio of the operating clock from the center frequency in the clock multiplication system.


$$\Delta f = \frac{|\alpha|}{f_0} \times 100 (\%)$$




\*2 : These values are for a minimum clock of 10 MHz input to X0, a divide-by-2 system of the source oscillation and a 1/8 gear.

\*3 : Values when using the doublure and CPU operation at 50 MHz.


- Clock timing rating measurement conditions



- Guaranteed operating range



- External/internal clock setting range




Note : 1.If the PLL is used, the external clock input should be 10.0 MHz to 12.5 MHz.  
 2.The PLL oscillation settling time must be longer than 300  $\mu s$ .  
 3.The internal clock gear setting must fall within the above range.

## (3) Clock Output Timing

(V<sub>CC</sub> = 3.0 V to 3.6 V, V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V, T<sub>A</sub> = 0 °C to + 70 °C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Cycle time	t <sub>CYC</sub>	CLK	—	t <sub>CP</sub>	—	ns	*1
				t <sub>CPB</sub>	—		Using the doublure
CLK ↑ → CLK ↓	t <sub>CHCL</sub>	CLK		1 / 2 × t <sub>CYC</sub> – 10	1 / 2 × t <sub>CYC</sub> + 10	ns	*2
CLK ↓ → CLK ↑	t <sub>CLCH</sub>	CLK		1 / 2 × t <sub>CYC</sub> – 10	1 / 2 × t <sub>CYC</sub> + 10	ns	*3



\*1 : t<sub>CYC</sub> is a frequency for 1 clock cycle including a gear cycle.

Use the doublure when CPU frequency is above 25 MHz.

\*2 : Rating at a gear cycle of × 1.

When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute "n" in the following equations with 1/2, 1/4, 1/8, respectively.

$$\text{Min.} : (1 - n / 2) \times t_{Cyc} - 10$$

$$\text{Max.} : (1 - n / 2) \times t_{Cyc} + 10$$

Select a gear cycle of × 1 when using the doublure.

\*3 : Rating at a gear cycle of × 1.

When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute "n" in the following equations with 1/2, 1/4, 1/8, respectively.

$$\text{Min.} : n / 2 \times t_{Cyc} - 10$$


$$\text{Max.} : n / 2 \times t_{Cyc} + 10$$

Select a gear cycle of × 1 when using the doublure.


# MB91121

The relation between source oscillation input and CLK pin for configured by CHC/CCK1/CCK0 settings of GCR (gear control register) is as follows:

However, in this chart source oscillation input means X0 input clock.



- Ceramic oscillator applications



- Discrete type

Oscillation frequency [MHz]	Model name	Circuit constants				Pin type
		C1[pF]	C1[pF]	Rf[Ω] <sup>*1</sup>	Rd[Ω] <sup>*2</sup>	
10.00 to 13.00	CSA□MTZ	30	30	—	0	Two-pin
	CST□MTW	(30)	(30)	—	0	Three-pin
13.01 to 15.99	CSA□MXZ040	15	15	—	0	Two-pin
	CST□MXW0C3	(15)	(15)	—	0	Three-pin
16.00 to 19.99	CSA□MXZ040	(10)	(10)	—	0	Two-pin
	*****	****	****	****	****	Three-pin
20.00 to 25.00	CSA□MXZ004	None	None	—	0	Two-pin
	*****	****	****	****	****	Three-pin

\*1 : Feedback resistor Rf is built in the LSI.

\*2 : No dumping resistor is required.

( ) : C1 and C2 integrated

# MB91121

- SMD type

Oscillation frequency [MHz]	Model name	Circuit constants				Pin type
		C1[pF]	C1[pF]	Rf[Ω] <sup>*1</sup>	Rd[Ω] <sup>*2</sup>	
10.00 to 13.00	CSACS□MT	30	30	—	0	Two-pin
	CSTCS□MT	(30)	(30)	—	0	Three-pin
13.01 to 15.99	CSACS□MX040	15	15	—	0	Two-pin
	CSTCS□MX0C3	(15)	(15)	—	0	Three-pin
16.00 to 19.99	CSACS□MX040	10	10	—	0	Two-pin
	CSTCS□MX0C2	(10)	(10)	—	0	Three-pin
20.00 to 25.00	CSACS□MX040	None	None	—	0	Two-pin
	*****	*****	*****	*****	*****	Three-pin

\*1 : Feedback resistor Rf is built in the LSI.


\*2 : No dumping resistor is required.

( ) : C<sub>1</sub> and C<sub>2</sub> integrated

**(4) Reset input ratings**

( $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = 0 \text{ }^\circ\text{C to } +70 \text{ }^\circ\text{C}$ )


Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Reset input time	$t_{RSTL}$	$\overline{RST}$	—	$t_{CP} \times 5$	—	ns	



## (5) Power-on Reset

( $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = 0 \text{ }^\circ\text{C to } + 70 \text{ }^\circ\text{C}$ )


Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Power supply rising time	$t_R$	$V_{CC}$	$V_{CC} = 3.3 \text{ V}$	50 $\mu\text{s}$	18	ms	$V_{CC} < 0.2 \text{ V}$ before the power supply rising
Power supply shut off time	$t_{OFF}$	$V_{CC}$	—	1	—	ms	Repeated operations



Note: Sudden change in supply voltage during operation may initiate a power-on sequence.  
To change supply voltage during operation, it is recommended to smoothly raise the voltage to avoid rapid fluctuations in the supply voltage.



Note: Set RST pin to  $\bar{O}L\bar{O}$  level when turning on the device, at least the described above duration after the supply voltage reaches  $V_{CC}$  is necessary before turning the RST to  $\bar{O}H\bar{O}$  level.



## (6) Normal Bus Access Read/write Operation

(V<sub>CC</sub> = 3.0 V to 3.6 V, V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V, T<sub>A</sub> = 0 °C to + 70 °C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
CS0 to CS5 delay time	t <sub>CHCSL</sub>	CLK		—	15	ns	
	t <sub>CHCSH</sub>	CS0 to CS5		—	15	ns	
Address delay time	t <sub>CHAV</sub>	CLK A24 to A00		—	15	ns	
				—	15	ns	
Data delay time	t <sub>CHDV</sub>	CLK D31 to D16		—	15	ns	
				—	15	ns	
RD delay time	t <sub>CLRL</sub>	CLK		—	10	ns	
	t <sub>CLRH</sub>	RD		—	10	ns	
WR0, WR1 delay time	t <sub>CLWL</sub>	CLK		—	10	ns	
	t <sub>CLWH</sub>	WR0, WR1		—	10	ns	
Valid address → valid data input time	t <sub>AVDV</sub>	A24 to A00 D31 to D16	RD D31 to D16	—	3 / 2 × t <sub>CYC</sub> – 40	ns	*1 *2
RD ↓ → valid data input time	t <sub>RLDV</sub>			—	t <sub>CYC</sub> – 25	ns	*1
Data set up → RD ↑ time	t <sub>DSRH</sub>			25	—	ns	
RD ↑ → data hold time	t <sub>RHDX</sub>			0	—	ns	


\*1 : When bus timing is delayed by automatic wait insertion or RDY input, add (t<sub>CYC</sub> × extended cycle number for delay) to this rating.

\*2 : Rating at a gear cycle of × 1.

When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute "n" in the following equation with 1/2, 1/4, 1/8, respectively.

$$\text{Equation : } (2 - n / 2) \times t_{Cyc} - 40$$


# MB91121



## (7) Ready Input Timing

 $(V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_A = 0 \text{ }^\circ\text{C to } +70 \text{ }^\circ\text{C})$ 

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
RDY set up time → CLK ↓	$t_{RDYS}$	RDY CLK	—	20	—	ns	
CLK ↓ → RDY hold time	$t_{RDYH}$	CLK RDY		0	—	ns	




# MB91121

## (8) Hold Timing

( $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = 0 \text{ }^\circ\text{C to } + 70 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
BGRNT delay time	$t_{CHBGL}$	CLK	$\overline{\text{BGRNT}}$	—	10	ns	
	$t_{CHBGH}$	$\overline{\text{BGRNT}}$		—	10	ns	
Pin floating $\rightarrow$ BGRNT $\downarrow$ time	$t_{XHAL}$	$\overline{\text{BGRNT}}$		$t_{CYC} - 10$	$t_{CYC} + 10$	ns	
	$t_{HAHV}$			$t_{CYC} - 10$	$t_{CYC} + 10$	ns	

Note : There is a delay time of more than 1 cycle from BRQ input to  $\overline{\text{BGRNT}}$  change.



## (9) Normal DRAM Mode Read/Write Cycle

(V<sub>CC</sub> = 3.0 V to 3.6 V, V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V, T<sub>A</sub> = 0 °C to + 70 °C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
RAS delay time	t <sub>CLRAH</sub>	CLK RAS	—	—	10	ns	
	t <sub>CHRAL</sub>			—	10	ns	
CAS delay time	t <sub>TLCASL</sub>	CLK CAS	—	—	10	ns	
	t <sub>TLCASH</sub>			—	10	ns	
ROW address delay time	t <sub>CHRAV</sub>	CLK A24 to A00	—	—	15	ns	
COLUMN address delay time	t <sub>CHCAV</sub>			—	15	ns	
$\overline{DW}$ delay time	t <sub>CHDWL</sub>	CLK $\overline{DW}$	—	—	15	ns	
	t <sub>CHDWH</sub>			—	15	ns	
Output data delay time	t <sub>CHDV1</sub>	CLK D31 to D16	—	—	15	ns	
RAS ↓ → valid data input time	t <sub>RLDV</sub>	RAS D31 to D16	—	—	$5 / 2 \times t_{CYC} - 20$	ns	*1 *2
CAS ↓ → valid data input time	t <sub>CLDV</sub>	CAS D31 to D16	—	—	$t_{CYC} - 17$	ns	*1
CAS ↑ → data hold time	t <sub>CADH</sub>			0	—	ns	


\*1 : When Q1 cycle or Q4 cycle is extended for 1 cycle, add t<sub>CYC</sub> time to this rating.

\*2 : Rating at a gear cycle of × 1.

When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute "n" in the following equation with 1/2, 1/4, 1/8, respectively.

$$\text{Equation : } (3 - n / 2) \times t_{CYC} - 20$$

# MB91121




## (10) Normal DRAM Mode Fast Page Read/Write Cycle

 $(V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_A = 0 \text{ }^{\circ}\text{C to } +70 \text{ }^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
RAS delay time	tCLRAH	CLK, RAS	—	—	10	ns	
CAS delay time	tCLCASL	CLK		—	10	ns	
	tCLCASH	CAS		—	10	ns	
COLUMN address delay time	tCHCAV	CLK A24 to A00		—	15	ns	
DW delay time	tCHDWH	CLK, DW		—	15	ns	
Output data delay time	tCHDV1	CLK D31 to D16		—	15	ns	
CAS ↓→ valid data input time	tCLDV	CAS		—	tCYC - 17	ns	*
CAS ↑→ data hold time	tCADH	D31 to D16		0	—	ns	

\*: When Q4 cycle is extended for 1 cycle, add t<sub>CYC</sub> time to this rating.

# MB91121




## (11) Single DRAM Timing

(V<sub>CC</sub> = 3.0 V to 3.6 V, V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V, T<sub>A</sub> = 0 °C to + 70 °C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
RAS delay time	tCLR <sub>AH2</sub>	CLK RAS		—	10	ns	
	tCHR <sub>AL2</sub>			—	10	ns	
CAS delay time	tCHC <sub>ASL2</sub>	CLK CAS		—	n / 2 × t <sub>CYC</sub> + 8	ns	
	tCHC <sub>ASH2</sub>			—	10	ns	
ROW address delay time	tCHR <sub>AV2</sub>	CLK A24 to A00		—	15	ns	
COLUMN address delay time	tCHCAV <sub>2</sub>			—	15	ns	
DW delay time	tCHDWL <sub>2</sub>	CLK DW		—	15	ns	
	tCHDWH <sub>2</sub>			—	15	ns	
Output data delay time	tCHDV <sub>2</sub>	CLK D31 to D16		—	15	ns	
CAS ↓ → Valid data input time	tCLDV <sub>2</sub>	CAS D31 to D16		—	(1 - n / 2) × t <sub>CYC</sub> - 17	ns	
CAS ↑ → data hold time	tCADH <sub>2</sub>		0	—	ns		

# MB91121




## (12) Hyper DRAM Timing

(V<sub>CC</sub> = 3.0 V to 3.6 V, V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V, T<sub>A</sub> = 0 °C to + 70 °C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks	
				Min.	Max.			
RAS delay time	tCLR <sub>AH3</sub>	CLK RAS		—	10	ns		
	tCHR <sub>AH3</sub>			—	10	ns		
CAS delay time	tCHCAS <sub>L3</sub>	CLK CAS		—	n / 2 × t <sub>CYC</sub> + 8	ns		
	tCHCAS <sub>H3</sub>			—	10	ns		
ROW address delay time	tCHRAV <sub>3</sub>	CLK A24 to A00		—	15	ns		
COLUMN address delay time	tCHCAV <sub>3</sub>			—	15	ns		
$\overline{RD}$ delay time	tCHRL <sub>3</sub>	CLK $\overline{RD}$		—	15	ns		
	tCHR <sub>H3</sub>			—	15	ns		
	tCLRL <sub>3</sub>			—	15	ns		
$\overline{DW}$ delay time	tCHDWL <sub>3</sub>	CLK $\overline{DW}$		—	15	ns		
	tCHDWH <sub>3</sub>			—	15	ns		
Output data delay time	tCHDV <sub>3</sub>	CLK D31 to D16		—	15	ns		
CAS ↓→ valid data input time	tCLDV <sub>3</sub>	CAS D31 to D16		—	t <sub>CYC</sub> – 20	ns		
CAS ↓→ data hold time	tCADH <sub>3</sub>			0	—	ns		


# MB91121



### (13) CBR Refresh

( $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = 0 \text{ }^\circ\text{C to } + 70 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
RAS delay time	$t_{CLRAH}$	CLK	—	—	10	ns	
	$t_{CHRAL}$	RAS		—	10	ns	
CAS delay time	$t_{CLCDSL}$	CLK	—	—	10	ns	
	$t_{CLCASH}$	CAS		—	10	ns	




# MB91121

## (14) Self Refresh

( $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = 0 \text{ }^\circ\text{C to } + 70 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
RAS delay time	$t_{CLRAH}$	CLK	—	—	10	ns	
	$t_{CHRAL}$	RAS		—	10	ns	
CAS delay time	$t_{CLCASL}$	CLK	—	—	10	ns	
	$t_{CLCASH}$	CAS		—	10	ns	



## (15) UART Timing


 $(V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_A = 0 \text{ }^\circ\text{C to } +70 \text{ }^\circ\text{C})$ 

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Serial clock cycle time	tSCYC	SC0 to SC2	Internal shift clock mode	8tCYCP	—	ns	
SCLK ↓ → SOUT delay time	tSLOV	SC0 to SC2 SO0 to SO2		-80	80	ns	
Valid SIN → SCLK ↑	tIVSH	SC0 to SC2 SI0 to SI2		100	—	ns	
SCLK ↑ → valid SIN hold time	tSHIX	SC0 to SC2 SI0 to SI2		60	—	ns	
Serial clock "H" pulse width	tSHSL	SC0 to SC2	External shift clock mode	4tCYCP	—	ns	
Serial clock "L" pulse width	tSLSH	SC0 to SC2		4tCYCP	—	ns	
SCLK ↓ → SOUT delay time	tSLOV	SC0 to SC2 SO0 to SO2		—	150	ns	
Valid SIN → SCLK ↑	tIVSH	SC0 to SC2 SI0 to SI2		60	—	ns	
SCLK ↑ → valid SIN hold time	tSHIX	SC0 to SC2 SI0 to SI2		60	—	ns	


Note : This rating is for AC characteristics in CLK synchronous mode.

tCYCP is a cycle time of peripheral system clock

## • Internal shift clock mode



## • External shift clock mode




## (16) Trigger System Input Timing

( $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = 0 \text{ }^\circ\text{C to } +70 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
A/D start trigger input time	$t_{TRGH}$	$\overline{ATG}$	—	—	$5t_{CYCP}$	—	ns
External interrupt input time	$t_{TRGL}$	TRG0 to TRG3	—	—	—	—	—


Note :  $t_{CYCP}$  is a cycle time of peripheral system clock



## (17) DMA Controller Timing

 $(V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_A = 0 \text{ }^\circ\text{C to } +70 \text{ }^\circ\text{C})$ 

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
DREQ input pulse width	$t_{DRWH}$	DREQ0 to DREQ2		2t <sub>CYC</sub>	—	ns	
DACK delay time (Normal bus) (Normal DRAM)	$t_{CLDL}$	CLK DACK0 to DACK2	—	—	6	ns	
	$t_{CLDH}$			—	6	ns	
EOP delay time (Normal bus) (Normal DRAM)	$t_{CLEL}$	CLK EOP0 to EOP2	—	—	6	ns	
	$t_{CLEH}$			—	6	ns	
DACK delay time (Single DRAM) (Hyper DRAM)	$t_{CHDL}$	CLK DACK0 to DACK2	—	—	$n / 2 \times t_{CYC}$	ns	
	$t_{CHDH}$			—	6	ns	
EOP delay time (Single DRAM) (Hyper DRAM)	$t_{CHEL}$	CLK EOP0 to EOP2	—	—	$n / 2 \times t_{CYC}$	ns	
	$t_{CHEH}$			—	6	ns	



## 5. A/D Converter Block Electrical Characteristics

( $V_{CC} = AV_{CC} = AVRH = 3.3$  V,  $AV_{SS} = 0.0$  V,  $T_A = 0$  °C to + 70 °C)

Parameter	Symbol	Pin name	Value			Unit
			Min.	Typ.	Max.	
Resolution	—	—	—	10	10	BIT
Total error	—	—	—	—	±5.0	LSB
Linearity error	—	—	—	—	±3.5	LSB
Differentiation linearity error	—	—	—	—	±2.0	LSB
Zero transition voltage	$V_{OT}$	AN0 to AN7	-1.5	+0.5	+2.5	LSB
Full-scale transition voltage	$V_{FST}$	AN0 to AN7	AVRH - 4.5	AVRH - 1.5	AVRH + 0.5	LSB
Conversion time	—	—	5.6*1	—	—	μs
Analog port input current	$I_{AIN}$	AN0 to AN7	—	0.1	10	μA
Analog input voltage	$V_{AIN}$	AN0 to AN7	AV <sub>SS</sub>	—	AVRH	V
Reference voltage	—	AVRH	AV <sub>SS</sub>	—	AV <sub>CC</sub>	V
Power supply current	$I_A$	AV <sub>CC</sub>	—	4	—	mA
	$I_{AH}$		—	—	5*2	μA
Reference voltage supply current	$I_R$	AVRH	—	200	—	μA
	$I_{RH}$		—	—	5*2	μA
Conversion variance between channels	—	AN0 to AN7	—	—	5	LSB


\*1 : Machine clock = 25 MHz

\*2 : Current value for A/D converters not in operation, CPU stop mode ( $V_{CC} = AV_{CC} = AVRH = 3.3$  V)

Note : • As the absolute value of AVRH decreases, relative error increases.

- Output impedance of external circuit of analog input under following conditions;  
Output impedance of external circuit < 5 kΩ  
If output impedance of external circuit is too high, analog voltage sampling time may be too short for accurate sampling.

### Analog input circuit example



## 6. A/D Converter Glossary

- Resolution


The smallest change in analog voltage detected by A/D converter.

- Linearity error

A deviation of actual conversion characteristic from a line connecting the zero-transition point (between "00 0000 0000" ↔ "00 0000 0001") to the full-scale transition point (between "11 1111 1110" ↔ "11 1111 1111").


- Differential linearity error

A deviation of a step voltage for changing the LSB of output code from ideal input voltage.



- Total error

A difference between actual value and theoretical value. The overall error includes zero-transition error, full-scale transition error and linearity error.



$$\text{Total error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$1 \text{ LSB (ideal value)} = \frac{AVR_H - AVR_L}{1024} \text{ [V]}$$


$$V_{OT} \text{ (ideal value)} = AVR_L + 0.5 \text{ LSB} \text{ [V]}$$

$$V_{FST} \text{ (ideal value)} = AVR_L - 1.5 \text{ LSB} \text{ [V]}$$

$V_{NT}$ : A voltage for causing transition of digital output from  $(N - 1)$  to  $N$



## ■ EXAMPLE CHARACTERISTICS

### (1) Power Supply Current




# MB91121

## (2) Output Voltage



## (3) Pull-up Resistance




**■ ORDERING INFORMATION**

Part number	Package	Remarks
MB91121PFV	120-pin Plastic LQFP (FPT-120P-M21)	

## ■ PACKAGE DIMENSION

120-pin plastic LQFP  
(FPT-120P-M21)



© 2001 FUJITSU LIMITED F120033S-c-3-3

Dimensions in mm (inches)

## FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.