Document Title

**128Kx8 Bit High Speed Static RAM(5V Operating), Evolutionary Pin out.
Operated at Commercial and Industrial Temperature Range.**

Revision History

Rev.No.	History	Draft Data	Remark
Rev. 0.0	Initial release with Design Target.	Feb. 1st, 1997	Design Target
Rev. 1.0	Release to Preliminary Data Sheet. 1. Replace Design Target to Preliminary.	Jun. 1st, 1997	Preliminary

128K x 8 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 15, 17, 20ns(Max.)
- Low Power Dissipation
  - Standby (TTL) : 20mA(Max.)
  - (CMOS) : 5mA(Max.)
  - 0.5mA(Max.) - L-Ver. only
  - Operating KM681001B/BL - 15 : 130mA(Max.)
  - KM681001B/BL - 17 : 120mA(Max.)
  - KM681001B/BL - 20 : 110mA(Max.)
- Single 5.0V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
  - No Clock or Refresh required
- Three State Outputs
- 2V Minimum Data Retention ; L-Ver. only
- Standard Pin Configuration
  - KM681001B/BLJ : 32-SOJ-400
  - KM681001B/BLSJ : 32-SOJ-300

GENERAL DESCRIPTION

The KM681001B/BL is a 1,048,576-bit high-speed Static Random Access Memory organized as 131,072 words by 8 bits. The KM681001B/BL uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM681001B/BL is packaged in a 400/300 mil 32-pin plastic SOJ and TSOP1.

ORDERING INFORMATION

KM681001B/BL -15/17/20	Commercial Temp.
KM681001BI/BLI -15/17/20	Industrial Temp.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION*(Top View)*



PIN FUNCTION

Pin Name	Pin Function
A0 - A16	Address Inputs
WE	Write Enable
CS1, CS2	Chip Selects
OE	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS*

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}		V_{IN}, V_{OUT}	-0.5 to 7.0	V
Voltage on V_{CC} Supply Relative to V_{SS}		V_{CC}	-0.5 to 7.0	V
Power Dissipation		P_D	1.0	W
Storage Temperature		T_{STG}	-65 to 150	°C
Operating Temperature	Commercial	T_A	0 to 70	°C
	Industrial	T_A	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress ra ting only and functional operation of the device at these at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Ground	V_{SS}	0	0	0	V
Input Low Voltage	V_{IH}	2.2	-	V_{CC}+0.5**	V
Input Low Voltage	V_{IL}	-0.5*	-	0.8	V

NOTE: Above parameters are also guaranteed at industrial temperature range.
* V_{IL}(Min) = -2.0V a.c(Pulse Width ≤10ns) for I≤20mA
** V_{IH}(Max) = V_{CC} + 2.0V a.c (Pulse Width ≤10ns) for I≤20mA

DC AND OPERATING CHARACTERISTICS(T_A=0 to 70°C, V_{CC}=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	I_{LI}	V_{IN} = V_{SS} to V_{CC}		-2	2	µA
Output Leakage Current	I_{LO}	$\overline{CS_1}$=V_{IH} or CS_2=V_{IL} or $\overline{OE}$=V_{IH} or $\overline{WE}$=V_{IL}, V_{OUT} = V_{SS} to V_{CC}		-2	2	µA
Operating Current	I_{CC}	Min. Cycle, 100% Duty $\overline{CS_1}$=V_{IL}, CS_2=V_{IH}, V_{IN}=V_{IH} or V_{IL}, I_{OUT}=0mA	15ns	-	130	mA
			17ns	-	120	
			20ns	-	110	
Standby Current	I_{SB}	Min. Cycle, $\overline{CS_1}$=V_{IH} or CS_2=V_{IL}		-	20	mA
	I_{SB1}	f=0MHz, $\overline{CS_1}$≥V_{CC}-0.2V or CS_2≤0.2V, V_{IN}≥V_{CC}-0.2V or V_{IN}≤0.2V	Normal	-	5	mA
			L-Ver.	-	0.5	
Output Low Voltage Level	V_{OL}	I_{OL}=8mA		-	0.4	V
Output High Voltage Level	V_{OH}	I_{OH}=-4mA		2.4	-	V
	V_{OH1}*	I_{OH1}=-0.1mA		-	3.95	V

NOTE: Above parameters are also guaranteed at industrial temperature range.
* V_{CC}=5.0V±5% Temp.=25°C

CAPACITANCE*(T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	$C_{I/O}$	$V_{I/O}$=0V	-	8	pF
Input Capacitance	C_{IN}	V_{IN}=0V	-	6	pF

* NOTE : Capacitance is sampled and not 100% tested.

AC CHARACTERISTICS(T_A=0 to 70°C, V_{CC}=5.0V±10%, unless otherwise noted.)

TEST CONDITIONS

Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

NOTE: Above test conditions are also applied at industrial temperature range.

Output Loads(A)



Output Loads(B)
for t_{HZ}, t_{LZ}, t_{WHZ}, t_{OW}, t_{OLZ} & t_{OHZ}



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM681001B/BL-15		KM681001B/BL-17		KM681001B/BL-20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	15	-	17	-	20	-	ns
Address Access Time	t_{AA}	-	15	-	17	-	20	ns
Chip Select to Output	t_{CO}*	-	15	-	17	-	20	ns
Output Enable to Valid Output	t_{OE}	-	8	-	9	-	10	ns
Chip Enable to Low-Z Output	t_{LZ}*	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	t_{OLZ}	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	t_{HZ}*	0	6	0	7	0	8	ns
Output Disable to High-Z Output	t_{OHZ}	0	6	0	7	0	8	ns
Output Hold from Address Change	t_{OH}	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	t_{PU}	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	t_{PD}	-	15	-	17	-	20	ns

NOTE 1: Above parameters are also guaranteed at industrial temperature range.
NOTE 2: t_{CO} = t_{CO1}, t_{CO2} / t_{LZ} = t_{LZ1}, t_{LZ2} / t_{HZ} = t_{HZ1}, t_{HZ2}

WRITE CYCLE

Parameter	Symbol	KM681001B/BL-15		KM681001B/BL-17		KM681001B/BL-20		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t_{WC}	15	-	17	-	20	-	ns
Chip Select to End of Write	t_{CW}	10	-	11	-	12	-	ns
Address Set-up Time	t_{AS}	0	-	0	-	0	-	ns
Address Valid to End of Write	t_{AW}	10	-	11	-	12	-	ns
Write Pulse Width($\overline{OE}$ High)	t_{WP}	10	-	11	-	12	-	ns
Write Pulse Width($\overline{OE}$ Low)	t_{WP1}	15	-	17	-	20	-	ns
Write Recovery Time	t_{WR}*	0	-	0	-	0	-	ns
Write to Output High-Z	t_{WHZ}	0	8	0	9	0	10	ns
Data to Write Time Overlap	t_{DW}	7	-	8	-	9	-	ns
Data Hold from Write Time	t_{DH}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t_{OW}	3	-	3	-	3	-	ns

NOTE 1: Above parameters are also guaranteed at industrial temperature range.
NOTE 2: $t_{WR} = t_{WR1}, t_{WR2}$

TIMING DIAGRAMS

TIMING WAVE FORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}$=$\overline{OE}$=V_{IL}, $\overline{WE}$=V_{IH})



TIMING WAVE FORM OF READ CYCLE(2) ($\overline{WE}$=V_{IH})



NOTES(READ CYCLE)

1. $\overline{WE}$ is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} Levels.
4. At any given temperature and voltage condition, t_{HZ}(Max.) is less than t_{LZ} (Min.) both for a given device and from device to device.
5. Transition is measured ±200mA from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS}_1$=V_{IL} and CS_2=V_{IH}.
7. Address valid prior to coincident with $\overline{CS}_1$ transition low and CS_2 transition high.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycl e.

TIMING WAVE FORM OF WRITE CYCLE(1) ($\overline{OE}$=Clock)



TIMING WAVE FORM OF WRITE CYCLE(2) ($\overline{OE}$=Low Fixed)



TIMING WAVE FORM OF WRITE CYCLE(3) ($\overline{CS1}$=Controlled)



TIMING WAVE FORM OF WRITE CYCLE(4) ($\overline{UB}$, $\overline{LB}$ Controlled)



NOTES(WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low $\overline{CS_1}$, a high CS_2 and a low $\overline{WE}$. A write begins at the latest transition $\overline{CS_1}$ going low, CS_2 going high and $\overline{WE}$ going low ; A write ends at the earliest transition $\overline{CS_1}$ going high or CS_2 going low or $\overline{WE}$ going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of $\overline{CS_1}$ going low or CS_2 going high to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR1} applied in case a write ends as $\overline{CS_1}$ or $\overline{WE}$ going high. t_{WR2} applied in case a write ends as CS_2 going low.
6. If $\overline{OE}$, $\overline{CS_1}$, CS_2 and $\overline{WE}$ are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycl e.
8. If $\overline{CS_1}$ goes low and CS_2 goes high simultaneously with $\overline{WE}$ going or after $\overline{WE}$ going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When $\overline{CS_1}$ is low and CS_2 is high : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied .

FUNCTIONAL DESCRIPTION

$\overline{CS1}$	CS2	$\overline{WE}$	$\overline{OE}$	Mode	I/O Pin	Supply Current
H	X	X	X*	Not Select	High-Z	I_{SB}, I_{SB1}
X	L	X	X	Not Select	High-Z	I_{SB}, I_{SB1}
L	H	H	H	Output Disable	High-Z	I_{CC}
L	H	H	L	Read	D_{OUT}	I_{CC}
L	H	L	X	Write	D_{IN}	I_{CC}

* NOTE : X means Don't Care.

DATA RETENTION CHARACTERISTICS*(TA=0 to 70°C)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
VCC for Data Retention	VDR	$\overline{CS}_1 \geq V_{CC}-0.2V$ or $CS_2 \leq 0.2V$	2.0	-	5.5	V
Data Retention Current	IDR	VCC=3.0V, $\overline{CS}_1 \geq V_{CC}-0.2V$ or $CS_2 \leq 0.2V$ $V_{IN} \geq V_{CC}-0.2V$ or $V_{IN} \leq 0.2V$	-	-	0.40	mA
		VCC=2.0V, $\overline{CS}_1 \geq V_{CC}-0.2V$ or $CS_2 \leq 0.2V$ $V_{IN} \geq V_{CC}-0.2V$ or $V_{IN} \leq 0.2V$	-	-	0.35	
Data Retention Set-Up Time	tSDR	See Data Retention Wave form(below)	0	-	-	ns
Recovery Time	tRDR		5	-	-	ms

NOTE: Above parameters are also guaranteed at industrial temperature range.
* : L-Ver only.

DATA RETENTION WAVE FORM 1 ($\overline{CS}_1$ Controlled)



DATA RETENTION WAVE FORM 2 (CS_2 Controlled)



PACKAGE DIMENSIONS

32-SOJ-300

Units : Inches (millimeters)



32-SOJ-400