

T-75-37-05



GigaBit Logic

16G050
ADVANCE

HIPPI/Fiber Channel Transmitter

1.0625 Gbit/s Data Rate

FEATURES

- 1.0625 GHz operation
- Compliant with the HIPPI/Fiber Channel standard
- 25 or 53.125 MHz Fref input
- On-chip Lock Detect circuitry (TTL levels)
- PLL provides immunity to component aging and temperature effects
- Low power (1.2W typ.)
- Single power supply (+5.0V)
- TTL compatible inputs and CLK/20 & $\overline{\text{CLK}}/20$ outputs
- PECL compatible DX and $\overline{\text{DX}}$ outputs
- Available in small 0.4" x 1.2" substrate or 0.5" x 1.25" flatpack package

APPLICATIONS

- HIPPI/Fiber Channel transmitter
- Fiber optic and microwave transmitters
- Computer-to-peripheral data communication
- Fiber Optic communications test equipment
- High Speed LAN
- High resolution graphic display terminal
- High data rate word or test vector generator
- Digital RF Memory


FUNCTIONAL DESCRIPTION

The 16G050 is a monolithic transmitter IC integrating a complete Phase Locked Loop Clock synthesizer and a 20:1 multiplexer. The 16G050 is designed for fiber optic transport of HIPPI encoded with IBM's 8B/10B code and is compliant with the HIPPI/Fiber Channel standard.

The 16G050 accepts 20 TTL encoded data lines (D0-D19) at 53.125 Mb/s, converts them to a single 1.0625 Gbauds high speed serial data stream and generates the 1.0625 GHz high speed clock required to drive the 20:1 MUX. The reference frequency for the clock generator is AC coupled and selectable between the 53.125 MHz coming from the TTL or CMOS protocol encoder IC and the 25 MHz of the 32 HIPPI data lines. In the latter case, the 16G050 generates differential CLK/20 and $\overline{\text{CLK}}/20$ signals (53.125 MHz) for driving the TTL or CMOS protocol encoder IC.

The 16G050 features a Lock Detect (LD) circuitry that outputs a TTL-level signal when the incoming reference frequency ($F_{\text{ref}}/\overline{F_{\text{ref}}}$) is not phase locked to the initial VCO frequency or when there is no incoming reference frequency. The 16G050 operates with one power supply (+5.0V). All inputs and outputs are TTL compatible and low frequency (53.125 MHz or less) except for the 1.0625 Gbauds differential data outputs (DX/ $\overline{\text{DX}}$) that are shifted positive ECL compatible (PECL: $V_{\text{TH}} = +3.7\text{V}$).

16G050 BLOCK DIAGRAM



T-90-20




GigaBit Logic

24 PIN METAL FLATPACK 18 PIN PACKAGE


24 PIN METAL FLATPACK

Type H



18 PIN LEADLESS CHIP CARRIER

TYPE L1



All dimensions shown in inches and (millimeters)


T-90-20



GigaBit Logic

36 PIN PACKAGES


36 PIN LEADLESS CHIP CARRIER TYPE L36



NOTES:

- 1) The package bottom thermal vias, top lid surface and 4 metallized corner castellations (when present) are all at Vss potential.
- 2) All dimensions in inches.
- 3) Pin #1 identifier may be an elongated pad or small, square gray marker.

36 I/O LEAD FLATPACK TYPE F







GigaBit Logic

T-90-20
40 PIN PACKAGES

40 PIN LEADLESS CHIP CARRIER TYPE L



40 PIN LEADED CHIP CARRIER TYPE C



NOTES

- (1) Footprint is JEDEC standard outline
- (2) Top surface vias (for terminating resistors and decoupling capacitors) are not available on pins 3, 4, 17, 18, 23, 24, 37, and 38
- (3) Top surface metal (not including vias) and pins 3 and 23 are fixed at VTT potential
- (4) Recommended top surface chip resistors are 0.040 long by 0.020 wide by 0.010 thick typ. 100 mw min. nominal power rating (Mini-Systems MSR 21 or equivalent)
- (5) Recommended top surface chip capacitors are 0.040 long by 0.030 wide by 0.020 thick typ. 25V VCCW 1000 pf min. (Johnson R09, case or equivalent)
- (6) Recommended heat/sinks are GBL P/Ns 90GHS 40 A and 90GHS 40 B
- (7) Thermally conductive, electrically non-conductive epoxy is recommended for heatsink attachment (Ablestick 789 4 or 561K, or Thermalloy Thermalbond™ or equivalent)
- (8) L40 and C40 packages are dimensionally identical except for contact finger width

TOP SURFACE LEGEND	
Metalized Ceramic	
Screened Dielectric	
Bare Ceramic	

