

# MOS INTEGRATED CIRCUIT

## $\mu$ PD42S16400, 4216400, 42S17400, 4217400

### 16 M-BIT DYNAMIC RAM

#### 4 M-WORD BY 4-BIT, FAST PAGE MODE

#### DESCRIPTION

The  $\mu$ PD42S16400, 4216400, 42S17400, 4217400 are 4 194 304 words by 4 bits dynamic CMOS RAMs.

These differ in refresh cycle and the  $\mu$ PD42S16400, 42S17400 can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh and have various packages (see the table below).

#### FEATURES

- 4 194 304 words by 4 bits organization
- Single  $+5.0 \text{ V} \pm 10\%$  power supply
- Fast page mode
- The  $\mu$ PD42S16400, 42S17400 can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh.

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
$\mu$ PD42S16400	4 096 cycles/128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	1.4 mW (CMOS level input)
$\mu$ PD42S17400	2 048 cycles/128 ms		
$\mu$ PD4216400	4 096 cycles/64 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	5.5 mW (CMOS level input)
$\mu$ PD4217400	2 048 cycles/32 ms		

- Fast access and cycle time

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
$\mu$ PD42S16400-50, 4216400-50	550 mW	50 ns	90 ns	35 ns
$\mu$ PD42S17400-50, 4217400-50	660 mW			
$\mu$ PD42S16400-60, 4216400-60	495 mW	60 ns	110 ns	40 ns
$\mu$ PD42S17400-60, 4217400-60	605 mW			
$\mu$ PD42S16400-70, 4216400-70	440 mW	70 ns	130 ns	45 ns
$\mu$ PD42S17400-70, 4217400-70	550 mW			
$\mu$ PD42S16400-80, 4216400-80	385 mW	80 ns	150 ns	50 ns
$\mu$ PD42S17400-80, 4217400-80	495 mW			

- Various packages

Part number	Package
$\mu$ PD42S16400, 42S17400	26-pin plastic TSOP (300 mil), 26-pin plastic SOJ (300 mil)
$\mu$ PD4216400, 4217400	26-pin plastic TSOP (300 mil), 28-pin plastic TSOP (400 mil) 26-pin plastic SOJ (300 mil), 28-pin plastic SOJ (400 mil) 24-pin plastic ZIP (475 mil)

The information in this document is subject to change without notice.

ORDERING INFORMATION

(1/3)

Part number	Access time (MAX.)	Package	Refresh
μPD42S16400G3-50	50 ns	26-pin plastic TSOP (II) (300 mil) Normal pinout	
μPD42S17400G3-50			
μPD42S16400G3-60	60 ns		
μPD42S17400G3-60			
μPD42S16400G3-70	70 ns		
μPD42S17400G3-70			
μPD42S16400G3-80	80 ns		
μPD42S17400G3-80			
μPD42S16400G3M-50	50 ns	26-pin plastic TSOP (III) (300 mil) Reverse pinout	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μPD42S17400G3M-50			
μPD42S16400G3M-60	60 ns		
μPD42S17400G3M-60			
μPD42S16400G3M-70	70 ns		
μPD42S17400G3M-70			
μPD42S16400G3M-80	80 ns		
μPD42S17400G3M-80			
μPD42S16400LA-50	50 ns	26-pin plastic SOJ (300 mil)	
μPD42S17400LA-50			
μPD42S16400LA-60	60 ns		
μPD42S17400LA-60			
μPD42S16400LA-70	70 ns		
μPD42S17400LA-70			
μPD42S16400LA-80	80 ns		
μPD42S17400LA-80			

Part number	Access time (MAX.)	Package	Refresh
μPD4216400G3-50	50 ns	26-pin plastic TSOP (II) (300 mil) Normal pinout	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μPD4217400G3-50			
μPD4216400G3-60	60 ns		
μPD4217400G3-60			
μPD4216400G3-70	70 ns		
μPD4217400G3-70			
μPD4216400G3-80	80 ns		
μPD4217400G3-80			
μPD4216400G3M-50	50 ns	26-pin plastic TSOP (II) (300 mil) Reverse pinout	
μPD4217400G3M-50	60 ns		
μPD4216400G3M-60			
μPD4217400G3M-60	70 ns		
μPD4216400G3M-70			
μPD4217400G3M-70	80 ns		
μPD4216400G3M-80			
μPD4217400G3M-80			
μPD4216400G5-60	60 ns	28-pin plastic TSOP (II) (400 mil) Normal pinout	
μPD4217400G5-60	70 ns		
μPD4216400G5-70			
μPD4217400G5-70	80 ns		
μPD4216400G5-80			
μPD4217400G5-80			
μPD4216400G5M-60	60 ns	28-pin plastic TSOP (II) (400 mil) Reverse pinout	
μPD4217400G5M-60	70 ns		
μPD4216400G5M-70			
μPD4217400G5M-70	80 ns		
μPD4216400G5M-80			
μPD4217400G5M-80			

★

★

Part number	Access time (MAX.)	Package	Refresh
μPD4216400LA-50	50 ns	26-pin plastic SOJ (300 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μPD4217400LA-50			
μPD4216400LA-60	60 ns		
μPD4217400LA-60			
μPD4216400LA-70	70 ns		
μPD4217400LA-70			
μPD4216400LA-80	80 ns		
μPD4217400LA-80			
μPD4216400LE-60	60 ns	28-pin plastic SOJ (400 mil)	
μPD4217400LE-60			
μPD4216400LE-70	70 ns		
μPD4217400LE-70			
μPD4216400LE-80	80 ns		
μPD4217400LE-80			
μPD4216400V-60	60 ns	24-pin plastic ZIP (475 mil)	
μPD4217400V-60			
μPD4216400V-70	70 ns		
μPD4217400V-70			
μPD4216400V-80	80 ns		
μPD4217400V-80			

★

★

**QUALITY GRADE**


STANDARD

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.


126

PIN CONFIGURATIONS (Marking Side)

26-pin Plastic TSOP (II) (300 mil)




Reverse bent




**Note** A11 ... μPD42S16400, 4216400  
 NC ... μPD42S17400, 4217400

- A0 to A11 : Address Inputs
- I/O1 to I/O4 : Data Inputs/Outputs
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- Vcc : Supply Voltage
- GND : Ground
- NC : No Connection

28-pin Plastic TSOP (II) (400 mil)




Reverse bent




**Note** A11 ...μPD42S16400, 4216400  
 NC ...μPD42S17400, 4217400

- A0 to A11 : Address Inputs
- I/O1 to I/O4 : Data Inputs/Outputs
- $\overline{\text{RAS}}$  : Row Address Strobe
- $\overline{\text{CAS}}$  : Column Address Strobe
- $\overline{\text{WE}}$  : Write Enable
- $\overline{\text{OE}}$  : Output Enable
- Vcc : Supply Voltage
- GND : Ground
- NC : No Connection

26-pin Plastic SOJ (300 mil)




28-pin Plastic SOJ (400 mil)



- Notes**
1. A11 ... μPD42S16400, 4216400  
 NC ... μPD42S17400, 4217400
  2. A11 ... μPD4216400  
 NC ... μPD4217400

- A0 to A11 : Address Inputs
- I/O1 to I/O4 : Data Inputs/Outputs
- $\overline{\text{RAS}}$  : Row Address Strobe
- $\overline{\text{CAS}}$  : Column Address Strobe
- $\overline{\text{WE}}$  : Write Enable
- $\overline{\text{OE}}$  : Output Enable
- Vcc : Supply Voltage
- GND : Ground
- NC : No Connection

24-pin Plastic ZIP (475 mil)




**Note** A11 ... μPD4216400  
NC ... μPD4217400

- A0 to A11 : Address Inputs
- I/O1 to I/O4 : Data Inputs/Outputs
- $\overline{\text{RAS}}$  : Row Address Strobe
- $\overline{\text{CAS}}$  : Column Address Strobe
- $\overline{\text{WE}}$  : Write Enable
- $\overline{\text{OE}}$  : Output Enable
- Vcc : Supply Voltage
- GND : Ground
- NC : No Connection



BLOCK DIAGRAM



Notes 1.

Part number	Row address	Column address
μPD42S16400, 4216400	A0 to A11	A0 to A9
μPD42S17400, 4217400	A0 to A10	A0 to A10

2. μPD42S16400, 4216400...4 096×1 024×4

μPD42S17400, 4217400...2 048×2 048×4

**INPUT/OUTPUT PIN FUNCTIONS**

The μPD42S16400, 4216400, 42S17400, 4217400 have input pins  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ ,  $\overline{OE}$ , A0 to A11/A10<sup>Note1</sup> and input/output pins I/O1 to I/O4.

Pin name	Input/Output	Function
$\overline{RAS}$ (Row address strobe)	Input	$\overline{RAS}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{CAS}$ before $\overline{RAS}$ refresh.
$\overline{CAS}$ (Column address strobe)		$\overline{CAS}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A11/A10 <sup>Note1</sup> (Address input)		Address bus. Input total 22-bit of address signal, upper 12/11 <sup>Note2</sup> -bit and lower 10/11 <sup>Note3</sup> -bit in sequence (address multiplex method). Therefore, one word is selected from 4 194 304-word by 4-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{RAS}$ . Then, switch the address bus to column address and activate $\overline{CAS}$ . Each address is taken into the device when $\overline{RAS}$ and $\overline{CAS}$ are activated. Therefore, the address input setup time ( $t_{ASR}$ , $t_{ASC}$ ) and hold time ( $t_{RAH}$ , $t_{CAH}$ ) are specified for the activation of $\overline{RAS}$ and $\overline{CAS}$ .
$\overline{WE}$ (Write enable)		Write control signal. Write operation is executed by activating $\overline{RAS}$ , $\overline{CAS}$ and $\overline{WE}$ .
$\overline{OE}$ (Output enable)		Read control signal. Read operation can be executed by activating $\overline{RAS}$ , $\overline{CAS}$ and $\overline{OE}$ . If $\overline{WE}$ is activated during read operation, $\overline{OE}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O4 (Data input/output)	Input/Output	4-bit data bus. I/O1 to I/O4 are used to input/output data.

- Notes** 1. A11 ... μPD42S16400, 4216400    A10 ... μPD42S17400, 4217400  
 2. 12 ... μPD42S16400, 4216400    11 ... μPD42S17400, 4217400  
 3. 10 ... μPD42S16400, 4216400    11 ... μPD42S17400, 4217400

**ELECTRICAL SPECIFICATIONS** Notes1, 2

**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-1.0 to +7.0	V
Supply voltage	$V_{CC}$		-1.0 to +7.0	V
Output current	$I_O$		50	mA
Power dissipation	$P_D$		1	W
Operating temperature	$T_{OPt}$		0 to +70	°C
Storage temperature	$T_{Stg}$		-55 to +125	°C

**Remark** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		4.5	5.0	5.5	V
High level input voltage	$V_{IH}$		2.4		$V_{CC}+1.0$	V
Low level input voltage	$V_{IL}$		-1.0		+0.8	V
Ambient temperature	$T_a$		0		70	°C

**CAPACITANCE ( $T_a = +25\text{ °C}$ ,  $f = 1\text{ MHz}$ )**

**[TSOP, SOJ]**

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	A0 to A11			5	pF
	$C_{I2}$	$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , $\overline{OE}$			7	pF
Data Input/Output capacitance	$C_{I/O}$	I/O1 to I/O4			7	pF

**[ZIP]**

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	A0 to A11			7	pF
	$C_{I2}$	$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , $\overline{OE}$			9	pF
Data Input/Output capacitance	$C_{I/O}$	I/O1 to I/O4			9	pF

DC CHARACTERISTICS (Recommended Operating Conditions unless otherwise noted)

[μPD42S16400, 4216400]

Parameter		Symbol	Test condition	MIN.	MAX.	Unit	Notes	
Operating current		I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}(\text{MIN.})}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$	100	mA	3,4,7	
				$t_{\text{RAC}} = 60 \text{ ns}$	90			
				$t_{\text{RAC}} = 70 \text{ ns}$	80			
				$t_{\text{RAC}} = 80 \text{ ns}$	70			
★ Standby current	μPD42S16400	I <sub>CC2</sub>	$V_{\text{IH}(\text{MIN.})} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$ $V_{\text{CC}} - 0.2 \text{ V} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$ $I_o = 0 \text{ mA}$	$I_o = 0 \text{ mA}$	2	mA		
	μPD4216400			$V_{\text{IH}(\text{MIN.})} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$	$I_o = 0 \text{ mA}$			2
				$V_{\text{CC}} - 0.2 \text{ V} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$	$I_o = 0 \text{ mA}$			1
RAS only refresh current		I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $V_{\text{IH}(\text{MIN.})} \leq \overline{\text{CAS}}$ $t_{\text{RC}} = t_{\text{RC}(\text{MIN.})}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$	100	mA	3,4,5,7	
				$t_{\text{RAC}} = 60 \text{ ns}$	90			
				$t_{\text{RAC}} = 70 \text{ ns}$	80			
				$t_{\text{RAC}} = 80 \text{ ns}$	70			
Operating current (Fast page mode)		I <sub>CC4</sub>	$\overline{\text{CAS}}$ Cycling $\overline{\text{RAS}} \leq V_{\text{IL}(\text{MAX.})}$ $t_{\text{PC}} = t_{\text{PC}(\text{MIN.})}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$	80	mA	3,4,6	
				$t_{\text{RAC}} = 60 \text{ ns}$	70			
				$t_{\text{RAC}} = 70 \text{ ns}$	60			
				$t_{\text{RAC}} = 80 \text{ ns}$	50			
CAS before RAS refresh current		I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling, $t_{\text{RC}} = t_{\text{RC}(\text{MIN.})}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$	100	mA	3,4	
				$t_{\text{RAC}} = 60 \text{ ns}$	90			
				$t_{\text{RAC}} = 70 \text{ ns}$	80			
				$t_{\text{RAC}} = 80 \text{ ns}$	70			
★ CAS before RAS long refresh current (4 096 cycles/128 ms, only for μPD42S16400)		I <sub>CC6</sub>	Standby : $V_{\text{CC}} - 0.2 \text{ V} \leq \overline{\text{RAS}}$ CAS before RAS Refresh : 4 096 cycles/128 ms $\overline{\text{RAS}}, \overline{\text{CAS}} : 0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}(\text{MAX.})}$	$t_{\text{RAS}} \leq 300 \text{ ns}$	450	μA	3,4	
				$\overline{\text{WE}}, \overline{\text{OE}} : V_{\text{IH}}$ Address input : Don't care Output : Open	$t_{\text{RAS}} \leq 1 \mu\text{s}$			600
★ Self refresh current (CAS before RAS self refresh, only for μPD42S16400)		I <sub>CC7</sub>	$I_o = 0 \text{ mA}$ $\overline{\text{RAS}}, \overline{\text{CAS}} : 0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}(\text{MAX.})}$		250	μA		
Input leakage current		I <sub>I(L)</sub>	$V_i = 0 \text{ to } 5.5 \text{ V}$ all other pins not under test = 0 V	-10	+10	μA		
Output leakage current		I <sub>O(L)</sub>	Outputs are disabled (Hi-Z) $V_o = 0 \text{ to } 5.5 \text{ V}$	-10	+10	μA		
High level output voltage		V <sub>OH</sub>	$I_o = -5.0 \text{ mA}$	2.4		V		
Low level output voltage		V <sub>OL</sub>	$I_o = +4.2 \text{ mA}$		0.4	V		

[μPD42S17400, 4217400]

Parameter		Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current		I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC(MIN.)}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$	120	mA	3,4,7
				$t_{\text{RAC}} = 60 \text{ ns}$	110		
				$t_{\text{RAC}} = 70 \text{ ns}$	100		
				$t_{\text{RAC}} = 80 \text{ ns}$	90		
Standby current	μPD42S17400	I <sub>CC2</sub>	$V_{\text{IH(MIN.)}} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$ $V_{\text{CC}} - 0.2 \text{ V} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$ $V_{\text{IH(MIN.)}} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$ $V_{\text{CC}} - 0.2 \text{ V} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$	$I_o = 0 \text{ mA}$	2	mA	★
	μPD4217400			$I_o = 0 \text{ mA}$	0.25		
				$I_o = 0 \text{ mA}$	2		
				$I_o = 0 \text{ mA}$	1		
$\overline{\text{RAS}}$ only refresh current		I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $V_{\text{IH(MIN.)}} \leq \overline{\text{CAS}}$ $t_{\text{RC}} = t_{\text{RC(MIN.)}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$	120	mA	3,4,5,7
				$t_{\text{RAC}} = 60 \text{ ns}$	110		
				$t_{\text{RAC}} = 70 \text{ ns}$	100		
				$t_{\text{RAC}} = 80 \text{ ns}$	90		
Operating current (Fast page mode)		I <sub>CC4</sub>	$\overline{\text{CAS}}$ Cycling $\overline{\text{RAS}} \leq V_{\text{IL(MAX.)}}$ $t_{\text{PC}} = t_{\text{PC(MIN.)}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$	80	mA	3,4,6
				$t_{\text{RAC}} = 60 \text{ ns}$	70		
				$t_{\text{RAC}} = 70 \text{ ns}$	60		
				$t_{\text{RAC}} = 80 \text{ ns}$	50		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current		I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling, $t_{\text{RC}} = t_{\text{RC(MIN.)}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$	120	mA	3,4
				$t_{\text{RAC}} = 60 \text{ ns}$	110		
				$t_{\text{RAC}} = 70 \text{ ns}$	100		
				$t_{\text{RAC}} = 80 \text{ ns}$	90		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh current (2 048 cycles/128 ms, only for μPD42S17400)		I <sub>CC6</sub>	Standby : $V_{\text{CC}} - 0.2 \text{ V} \leq \overline{\text{RAS}}$ $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh : 2 048 cycles/128 ms $\overline{\text{RAS}}, \overline{\text{CAS}} : 0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{OH}} \leq V_{\text{IH(MAX.)}}$ $\overline{\text{WE}}, \overline{\text{OE}} : V_{\text{IH}}$ Address input : Don't care Output : Open	$t_{\text{RAS}} \leq 300 \text{ ns}$	400	μA	3,4
				$t_{\text{RAS}} \leq 1 \mu\text{s}$	500		
Self refresh current ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, only for μPD42S17400)		I <sub>CC7</sub>	$I_o = 0 \text{ mA}$ $\overline{\text{RAS}}, \overline{\text{CAS}} : 0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH(MAX.)}}$		250	μA	★
Input leakage current		I <sub>I(L)</sub>	$V_i = 0 \text{ to } 5.5 \text{ V}$ all other pins not under test = 0 V	-10	+10	μA	
Output leakage current		I <sub>O(L)</sub>	Outputs are disabled (Hi-Z) $V_o = 0 \text{ to } 5.5 \text{ V}$	-10	+10	μA	
High level output voltage		V <sub>OH</sub>	$I_o = -5.0 \text{ mA}$	2.4		V	
Low level output voltage		V <sub>OL</sub>	$I_o = +4.2 \text{ mA}$		0.4	V	

AC CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted) Notes 8, 9

(1/2)

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read or Write Cycle Time	t <sub>RC</sub>	90		110		130		150		ns	
Read Modify Write Cycle Time	t <sub>RWC</sub>	140		160		180		205		ns	
Fast Page Mode Cycle Time (Read or Write)	t <sub>PC</sub>	35		40		45		50		ns	
Read Modify Write Cycle Time (Fast Page Mode)	t <sub>PRWC</sub>	80		85		90		105		ns	
Access Time from RAS	t <sub>RAC</sub>		50		60		70		80	ns	10, 11
Access Time from $\overline{\text{CAS}}$ (Falling Edge)	t <sub>CAC</sub>		13		15		18		20	ns	10, 11
Access Time from Column Address	t <sub>AA</sub>		25		30		35		40	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>		30		35		40		45	ns	11
Access Time from $\overline{\text{OE}}$	t <sub>OEA</sub>		13		15		18		20	ns	11
RAS to Column Address Delay Time	t <sub>RAD</sub>	13	25	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CLZ</sub>	0		0		0		0		ns	11
$\overline{\text{OE}}$ to Data Setup Time	t <sub>OLZ</sub>	0		0		0		0		ns	11
Output Buffer Turn-off Delay Time ( $\overline{\text{CAS}}$ )	t <sub>OFF</sub>	0	10	0	15	0	15	0	20	ns	12
$\overline{\text{OE}}$ to Data Delay Time	t <sub>OED</sub>	10		15		15		20		ns	
Output Buffer Turn-off Delay Time ( $\overline{\text{OE}}$ )	t <sub>OEZ</sub>	0	10	0	15	0	15	0	20	ns	12
$\overline{\text{OE}}$ Command Hold Time	t <sub>OEH</sub>	0		0		0		0		ns	
$\overline{\text{OE}}$ to $\overline{\text{RAS}}$ inactive Setup Time	t <sub>OES</sub>	0		0		0		0		ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns	
RAS Precharge Time	t <sub>RP</sub>	30		40		50		60		ns	
RAS Pulse Width (Random Read, Write Cycle)	t <sub>RAS</sub>	50	10 000	60	10 000	70	10 000	80	10 000	ns	
RAS Pulse Width (Fast Page Mode)	t <sub>RASP</sub>	50	125 000	60	125 000	70	125 000	80	125 000	ns	
RAS Hold Time	t <sub>RSH</sub>	13		15		18		20		ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	13	10 000	15	10 000	18	10 000	20	10 000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	50		60		70		80		ns	
RAS to $\overline{\text{CAS}}$ Delay Time	t <sub>RCD</sub>	18	32	20	40	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to RAS Precharge Time	t <sub>CRP</sub>	5		5		5		5		ns	13
$\overline{\text{CAS}}$ Precharge Time	t <sub>CPN</sub>	8		10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t <sub>CP</sub>	8		10		10		10		ns	
RAS Precharge CAS Hold Time	t <sub>RPC</sub>	5		5		5		5		ns	
RAS Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	30		35		40		45		ns	
Row Address Setup Time	t <sub>ASR</sub>	0		0		0		0		ns	
Row Address Hold Time	t <sub>RAH</sub>	8		10		10		12		ns	

(2/2)

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Column Address Setup Time	t <sub>ASC</sub>	0		0		0		0		ns	
Column Address Hold Time	t <sub>CAH</sub>	13		15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RAL</sub>	25		30		35		40		ns	
Read Command Setup Time	t <sub>RCS</sub>	0		0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		0		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		0		ns	14
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>WCH</sub>	8		10		10		15		ns	15
Write Command Pulse Width	t <sub>WP</sub>	8		10		10		15		ns	15
Data-in Setup Time	t <sub>DS</sub>	0		0		0		0		ns	16
Data-in Hold Time	t <sub>DH</sub>	10		10		15		15		ns	16
$\overline{\text{WE}}$ Command Setup Time	t <sub>WCS</sub>	0		0		0		0		ns	17
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>CWD</sub>	33		40		43		50		ns	17
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>RWD</sub>	70		85		95		110		ns	17
$\overline{\text{CAS}}$ Precharge Delay Time Referenced to $\overline{\text{WE}}$ (Fast Page Mode)	t <sub>CPWD</sub>	50		58		65		70		ns	17
Column Address Delay Time Referenced to $\overline{\text{WE}}$	t <sub>AWD</sub>	45		55		60		70		ns	17
Write Command Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RWL</sub>	18		20		20		20		ns	
Write Command Lead Time Referenced to $\overline{\text{CAS}}$	t <sub>CWL</sub>	13		15		15		15		ns	
$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh	t <sub>CSR</sub>	5		5		5		5		ns	
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh	t <sub>CHR</sub>	10		10		10		10		ns	
$\overline{\text{RAS}}$ Pulse Width ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh Cycle)	t <sub>RASS</sub>	100		100		100		100		μs	18
$\overline{\text{RAS}}$ Precharge Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh Cycle)	t <sub>RPS</sub>	90		110		130		150		ns	18
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh Cycle)	t <sub>CHS</sub>	-50		-50		-50		-50		ns	18
$\overline{\text{WE}}$ Setup Time	t <sub>WSR</sub>	10		10		10		10		ns	
$\overline{\text{WE}}$ Hold Time	t <sub>WHR</sub>	15		15		15		15		ns	
Refresh Time	μPD42S16400, 42S17400		128		128		128		128	ms	18
	μPD4216400		64		64		64		64		
	μPD4217400		32		32		32		32		




137


Notes

1. All voltages are referenced to GND.
2. After power up, wait more than 100 μs (  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  inactive ) and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.
3.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ ,  $I_{CC5}$  and  $I_{CC6}$  depend on cycle rates (  $t_{RC}$  and  $t_{PC}$  ).
4. Specified values are obtained with outputs unloaded.
5.  $I_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
6.  $I_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.
7.  $I_{CC1}$  and  $I_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{IL(\text{MAX.})}$  and  $\overline{\text{CAS}} \geq V_{IH(\text{MIN.})}$ .
8. AC measurements assume  $t_T = 5 \text{ ns}$ .
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



10. For read cycles, access time is defined as follows :

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}(\text{MAX.})}$ , $t_{\text{RCD}} \leq t_{\text{RCD}(\text{MAX.})}$	$t_{\text{RAC}(\text{MAX.})}$	$t_{\text{RAC}(\text{MAX.})}$
$t_{\text{RAD}} > t_{\text{RAD}(\text{MAX.})}$ , $t_{\text{RCD}} \leq t_{\text{RCD}(\text{MAX.})}$	$t_{\text{AA}(\text{MAX.})}$	$t_{\text{RAD}} + t_{\text{AA}(\text{MAX.})}$
$t_{\text{RCD}} > t_{\text{RCD}(\text{MAX.})}$	$t_{\text{CAC}(\text{MAX.})}$	$t_{\text{RCD}} + t_{\text{CAC}(\text{MAX.})}$

$t_{\text{RAD}(\text{MAX.})}$  and  $t_{\text{RCD}(\text{MAX.})}$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}(\text{MAX.})}$  and  $t_{\text{RCD}} \geq t_{\text{RCD}(\text{MAX.})}$  will not cause any operation problems.


11. Loading conditions are 2 TTLs and 100 pF.
12.  $t_{\text{OFF}(\text{MAX.})}$  and  $t_{\text{OEZ}(\text{MAX.})}$  define the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
13.  $t_{\text{CRP}(\text{MIN.})}$  requirement should be applied for  $\overline{\text{RAS}}$  /  $\overline{\text{CAS}}$  cycles preceded by any cycles.
14. Either  $t_{\text{RCH}(\text{MIN.})}$  or  $t_{\text{RRH}(\text{MIN.})}$  should be met in read cycles.
15.  $t_{\text{WP}(\text{MIN.})}$  is applied for late write cycles or read modify write cycles. In early write cycles,  $t_{\text{WCH}(\text{MIN.})}$  should be met.
16.  $t_{\text{DS}(\text{MIN.})}$  and  $t_{\text{DH}(\text{MIN.})}$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the  $\overline{\text{WE}}$  falling edge.
17. If  $t_{\text{WCS}} \geq t_{\text{WCS}(\text{MIN.})}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $t_{\text{RW}} \geq t_{\text{RW}(\text{MIN.})}$ ,  $t_{\text{CWD}} \geq t_{\text{CWD}(\text{MIN.})}$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}(\text{MIN.})}$  and  $t_{\text{CPWD}} \geq t_{\text{CPWD}(\text{MIN.})}$ , the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
18. This specification is applied only for the μPD42S16400 and μPD42S17400.

138






LATE WRITE CYCLE



★ READ MODIFY WRITE CYCLE




140





**CAS BEFORE RAS SELF REFRESH CYCLE (Only for  $\mu$ PD42S16400, 42S17400)**



Remark Address,  $\overline{OE}$  = Don't care I/O1 to I/O4 = Hi - Z

**How to use  $\overline{CAS}$  before  $\overline{RAS}$  self refresh mode**

$\overline{CAS}$  before  $\overline{RAS}$  self refresh mode can't be used by itself. It must be used with performing one of 3 refreshes below.

• **When using distributed  $\overline{CAS}$  before  $\overline{RAS}$  refresh**

Refresh 4 096 times ( $\mu$ PD42S16400) or 2 048 times ( $\mu$ PD42S17400) during 128 ms before set into the  $\overline{CAS}$  before  $\overline{RAS}$  self refresh mode and after reset. ★


• **When using burst  $\overline{CAS}$  before  $\overline{RAS}$  refresh**

Refresh 4 096 times during 64 ms ( $\mu$ PD42S16400) or 2 048 times during 32 ms ( $\mu$ PD42S17400) before set into the  $\overline{CAS}$  before  $\overline{RAS}$  self refresh mode and after reset.

• **When using  $\overline{RAS}$  only refresh**


Refresh against all refresh addresses during 64 ms ( $\mu$ PD42S16400) or during 32 ms ( $\mu$ PD42S17400) before set into the  $\overline{CAS}$  before  $\overline{RAS}$  self refresh mode and after reset.

**CAS BEFORE RAS REFRESH CYCLE**



Remark Address,  $\overline{OE}$  = Don't care I/O1 to I/O4 = Hi - Z


**RAS ONLY REFRESH CYCLE**




Remark  $\overline{WE}$ ,  $\overline{OE}$  = Don't care I/O1 to I/O4 = Hi - Z

144

HIDDEN REFRESH CYCLE



**TEST MODE SET CYCLE ( $\overline{WE}$  AND  $\overline{CAS}$  BEFORE  $\overline{RAS}$  REFRESH CYCLE)**



Remark Address,  $\overline{OE}$  = Don't care I/O1 to I/O4 = Hi - Z

**TEST MODE**

TEST MODE is fast test function. On using this mode, test time is reduced to 1/4. In this TEST MODE, internal organization is 1 M words by 16 bits apparently. Don't care about the input levels of the  $\overline{CAS}$  input A0, A1.

**1. How to enter TEST MODE**

Through TEST MODE SET CYCLE ( $\overline{WE}$  and  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle), the device enters TEST MODE.

**2. Write / Read in TEST MODE**

Write data of "1" or "0" through I/O1 to I/O4 by controlling address except for above-mentioned address. Each input data through each I/O write 4 bits at once. And read through I/O1 to I/O4 to check written data. In case of writing each 4 bits rightly, each I/O data is "1". But wrong, the data is "0".

**3. Refresh in TEST MODE**

Use normal read cycle or  $\overline{WE}$  and  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle.

**4. How to exit from TEST MODE**


Through  $\overline{RAS}$  only refresh cycle or  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle, the device exits from TEST MODE.

146



PACKAGE DRAWINGS

26 PIN PLASTIC TSOP(II) (300 mil)




**NOTE**

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S26G3-50-7JD-1

ITEM	MILLIMETERS	INCHES
A	17.40 MAX.	0.685 MAX.
B	1.06 MAX.	0.042 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	9.22±0.2	0.363±0.008
I	7.62±0.1	0.300±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> <sub>-0.05</sub>	0.005 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.5±0.1	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
M	0.21	0.009
N	0.10	0.004

★ 26 PIN PLASTIC TSOP(III) (300 mil)




S26G3-50-7KD-1

**NOTE**

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	17.40 MAX.	0.685 MAX.
B	1.06 MAX.	0.042 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	9.22±0.2	0.363±0.008
I	7.62±0.1	0.300±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> <sub>-0.05</sub>	0.005 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.5±0.1	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
M	0.21	0.009
N	0.10	0.004

28 PIN PLASTIC TSOP(II) (400 mil)




**NOTE**

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S28G5-50-7JD1-1

ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.15 MAX.	0.046 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> <sub>-0.05</sub>	0.005 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.5±0.1	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
M	0.21	0.009
N	0.10	0.004

★ 28 PIN PLASTIC TSOP(II) (400 mil)




**NOTE**

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S28G5-50-7KD1-1

ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.15 MAX.	0.046 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> <sub>-0.05</sub>	0.005 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.5±0.1	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
M	0.21	0.009
N	0.10	0.004

26 PIN PLASTIC SOJ (300 mil)




**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

S26LA-300A

ITEM	MILLIMETERS	INCHES
B	17.1 <sup>+0.25</sup> <sub>-0.05</sub>	0.673 <sup>+0.010</sup> <sub>-0.002</sub>
C	7.62	0.300
D	8.47±0.2	0.333 <sup>+0.009</sup> <sub>-0.008</sub>
E	1.03±0.15	0.041 <sup>+0.006</sup> <sub>-0.007</sub>
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
N	0.12	0.005
P	6.73±0.20	0.265±0.008
Q	0.10	0.004
T	R 0.85	R 0.033
U	0.20 <sup>+0.10</sup> <sub>-0.05</sub>	0.008 <sup>+0.004</sup> <sub>-0.002</sub>

28 PIN PLASTIC SOJ (400 mil)




P28LE-400A

**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
B	18.67 <sup>+0.2</sup> <sub>-0.35</sub>	0.735 <sup>+0.008</sup> <sub>-0.013</sub>
C	10.16	0.400
D	11.18 <sup>+0.2</sup>	0.440 <sup>+0.008</sup> <sub>-0.007</sub>
E	1.08 <sup>+0.15</sup>	0.043 <sup>+0.006</sup> <sub>-0.007</sub>
F	0.7	0.028
G	3.5 <sup>+0.2</sup>	0.138 <sup>+0.008</sup> <sub>-0.007</sub>
H	2.4 <sup>+0.2</sup>	0.094 <sup>+0.009</sup> <sub>-0.008</sub>
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40 <sup>+0.10</sup>	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
N	0.12	0.005
P	9.40 <sup>+0.20</sup>	0.370 <sup>+0.008</sup> <sub>-0.007</sub>
Q	0.15	0.006
T	R0.85	R0.033
U	0.20 <sup>+0.10</sup> <sub>-0.05</sub>	0.008 <sup>+0.004</sup> <sub>-0.002</sub>

24 PIN PLASTIC ZIP (475 mil)



P24V-100-475A

**NOTE**

Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	31.75 MAX.	1.250 MAX.
F	0.50 <sup>-0.1</sup>	0.020 <sup>-0.004</sup>
G	φ0.25	φ0.010
H	2.54	0.100
I	1.27	0.050
J	1.27 MAX.	0.050 MAX.
K	1.0 MIN.	0.039 MIN.
M	10.8 MAX.	0.426 MAX.
N	2.8 <sup>+0.2</sup>	0.110 <sup>-0.008</sup>
Q	12.07 MAX.	0.476 MAX.
V	0.25 <sup>-0.10</sup>	0.010 <sup>-0.004</sup>
W	2.54	0.100
Y	3.3 <sup>-0.5</sup>	0.130 <sup>+0.02</sup>

**RECOMMENDED SOLDERING CONDITIONS**

Please consult with our sales offices for soldering conditions of the  $\mu$ PD42S16400, 4216400, 42S17400, 4217400.

**TYPE OF SURFACE MOUNT DEVICE**

$\mu$ PD42S16400G3, 4216400G3, 42S17400G3, 4217400G3 : 26-pin Plastic TSOP (II) (300 mil)

$\mu$ PD4216400G5, 4217400G5 : 28-pin Plastic TSOP (II) (400 mil)

$\mu$ PD42S16400LA, 4216400LA, 42S17400LA, 4217400LA : 26-pin Plastic SOJ (300 mil)

$\mu$ PD4216400LE, 4217400LE : 28-pin Plastic SOJ (400 mil)

**TYPE OF THROUGH HOLE MOUNT DEVICE**

$\mu$ PD4216400V, 4217400V : 24-pin Plastic ZIP (475 mil)



## 3. PACKAGE DRAWINGS

26 PIN PLASTIC SOJ (300mil)	24 Leads	495
28 PIN PLASTIC SOJ (400mil)	24 Leads	496
28 PIN PLASTIC SOJ (400mil)	28 Leads	497
32 PIN PLASTIC SOJ (400mil)		498
42 PIN PLASTIC SOJ (400mil)		499
26 PIN PLASTIC TSOP (300mil) *	24 Leads	500
26 PIN PLASTIC TSOP (300mil) *	24 Leads Reverse bent	501
28 PIN PLASTIC TSOP (400mil)	24 Leads	502
28 PIN PLASTIC TSOP (400mil)	24 Leads Reverse bent	503
28 PIN PLASTIC TSOP (400mil)	28 Leads	504
28 PIN PLASTIC TSOP (400mil)	28 Leads Reverse bent	505
32 PIN PLASTIC TSOP (400mil)		506
32 PIN PLASTIC TSOP (400mil)	Reverse bent	507
50 PIN PLASTIC TSOP (400mil)	44 Leads	508
50 PIN PLASTIC TSOP (400mil)	44 Leads Reverse bent	509
24 PIN PLASTIC ZIP (475mil)		510
28 PIN PLASTIC ZIP (475mil)		511
32 PIN PLASTIC ZIP (475mil)		512


\* : under development

PAGE(S) INTENTIONALLY BLANK

494

26 PIN PLASTIC SOJ (300mil)  
24 Leads

NEC Cord:S26LA-300A



S26LA-300A


**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
B	17.1 <sup>+0.25</sup> <sub>-0.05</sub>	0.673 <sup>+0.010</sup> <sub>-0.002</sub>
C	7.62	0.300
D	8.47±0.2	0.333 <sup>+0.009</sup> <sub>-0.008</sub>
E	1.03±0.15	0.041 <sup>+0.006</sup> <sub>-0.007</sub>
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
N	0.12	0.005
P	6.73±0.20	0.265±0.008
Q	0.10	0.004
T	R 0.85	R 0.033
U	0.20 <sup>+0.10</sup> <sub>-0.05</sub>	0.008 <sup>+0.004</sup> <sub>-0.002</sub>

28 PIN PLASTIC SOJ (400mil)  
24 Leads

NEC Cord:P28LE-400A



P28LE-400A


**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
B	18.67 <sup>+0.35</sup>	0.735 <sup>+0.013</sup>
C	10.16	0.400
D	11.18 <sup>+0.2</sup>	0.440 <sup>+0.008</sup>
E	1.08 <sup>+0.15</sup>	0.043 <sup>+0.006</sup>
F	0.7	0.028
G	3.5 <sup>+0.2</sup>	0.138 <sup>+0.008</sup>
H	2.4 <sup>+0.2</sup>	0.094 <sup>+0.008</sup>
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40 <sup>+0.10</sup>	0.016 <sup>+0.004</sup>
N	0.12	0.005
P	9.40 <sup>+0.20</sup>	0.370 <sup>+0.008</sup>
Q	0.15	0.006
T	R0.85	R0.033
U	0.20 <sup>+0.08</sup>	0.008 <sup>+0.002</sup>

28 PIN PLASTIC SOJ (400mil)  
28 Leads

NEC Cord:P28LE-400A1



**NOTE**


Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P28LE-400A1

ITEM	MILLIMETERS	INCHES
B	18.67 <sup>+0.2</sup> <sub>-0.35</sub>	0.735 <sup>+0.008</sup> <sub>-0.013</sub>
C	10.16	0.400
D	11.18±0.2	0.440 <sup>+0.008</sup> <sub>-0.007</sub>
E	1.08±0.15	0.043 <sup>+0.006</sup> <sub>-0.007</sub>
F	0.74	0.029
G	3.5±0.2	0.138 <sup>+0.008</sup> <sub>-0.007</sub>
H	2.545±0.2	0.100±0.008
I	0.8 MIN	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
N	0.12	0.005
P	9.40±0.20	0.370 <sup>+0.008</sup> <sub>-0.007</sub>
Q	0.10	0.004
T	R 0.85	R 0.033
U	0.20 <sup>+0.10</sup> <sub>-0.05</sub>	0.008 <sup>+0.004</sup> <sub>-0.002</sub>

32 PIN PLASTIC SOJ (400mil)

NEC Cord:P32LE-400A



**NOTE**


Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition

P32LE-400A

ITEM	MILLIMETERS	INCHES
B	21.06±0.2	0.829±0.008
C	10.16	0.400
D	11.18±0.2	0.440±0.008
E	1.005±0.1	0.040 <sup>+0.004</sup> / <sub>-0.005</sub>
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN	0.031 MIN
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 <sup>+0.004</sup> / <sub>-0.005</sub>
N	0.12	0.005
P	9.4±0.20	0.370±0.008
Q	0.1	0.004
T	R 0.85	R 0.033
U	0.20 <sup>+0.10</sup> / <sub>-0.02</sub>	0.008 <sup>+0.004</sup> / <sub>-0.002</sub>

42 PIN PLASTIC SOJ (400mil)

NEC Cord: P42LE-400A



**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.


P42LE-400A

ITEM	MILLIMETERS	INCHES
B	27.56 <sup>+0.2</sup> <sub>-0.35</sub>	1.085 <sup>+0.008</sup> <sub>-0.014</sub>
C	10.16	0.400
D	11.18±0.2	0.440±0.008
E	1.08±0.15	0.043 <sup>+0.006</sup> <sub>-0.007</sub>
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
N	0.12	0.005
P	9.4±0.20	0.370±0.008
Q	0.10	0.004
T	R 0.85	R 0.033
U	0.20 <sup>+0.10</sup> <sub>-0.05</sub>	0.008 <sup>+0.004</sup> <sub>-0.002</sub>

26 PIN PLASTIC TSOP (300mil) \*  
24 Leads

\* : under development

NEC Cord:S26G3-50-7JD



**NOTE**

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S26G3-50-7JD





ITEM	MILLIMETERS	INCHES
A	17.40 MAX.	0.685 MAX.
B	1.06 MAX.	0.042 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	9.22±0.2	0.363±0.008
I	7.62±0.1	0.300±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> <sub>-0.05</sub>	0.005 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.5±0.1	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
M	0.21	0.009
N	0.10	0.004



26 PIN PLASTIC TSOP (300mil) \*  
24 Leads Reverse bent

\* : under development

NEC Cord:S26G3-50-7KD



S26G3-50-7KD


**NOTE**

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P) at maximum material condition

ITEM	MILLIMETERS	INCHES
A	17.40 MAX.	0.685 MAX.
B	1.06 MAX.	0.042 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	9.22±0.2	0.363±0.008
I	7.62±0.1	0.300±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> <sub>-0.05</sub>	0.005 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.5±0.1	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
M	0.21	0.009
N	0.10	0.004

28 PIN PLASTIC TSOP (400mil)  
24 Leads

NEC Cord:S28G5-50-7JD1



**NOTE**


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S28G5-50-7JD1




ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.15 MAX.	0.046 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40 <sup>+0.10</sup>	0.016 <sup>+0.004</sup>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76 <sup>+0.2</sup>	0.463±0.008
I	10.16 <sup>+0.1</sup>	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.008</sup>
K	0.125 <sup>+0.10</sup>	0.005 <sup>+0.004</sup>
L	0.5 <sup>+0.1</sup>	0.020 <sup>+0.004</sup>
M	0.21	0.009
N	0.10	0.004

28 PIN PLASTIC TSOP (400mil)  
24 Leads Reverse bent

NEC Cord:S28G5-50-7KD1



detail of lead end



S28G5-50-7KD1


**NOTE**

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.15 MAX.	0.046 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40 <sup>+0.10</sup>	0.016 <sup>-0.005</sup>
E	0.05 <sup>+0.05</sup>	0.002 <sup>+0.002</sup>
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76 <sup>+0.2</sup>	0.463 <sup>+0.008</sup>
I	10.16 <sup>+0.1</sup>	0.400 <sup>+0.004</sup>
J	0.8 <sup>+0.2</sup>	0.031 <sup>-0.008</sup>
K	0.125 <sup>-0.018</sup>	0.005 <sup>-0.002</sup>
L	0.5 <sup>+0.1</sup>	0.020 <sup>-0.005</sup>
M	0.21	0.009
N	0.10	0.004

28 PIN PLASTIC TSOP (400mil)  
28 Leads

NEC Cord:S28G5-50-7JD2



**NOTE**


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S28G5-50-7JD2

ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.15 MAX.	0.046 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.125 <sup>+0.010</sup> <sub>-0.005</sub>	0.005 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.5±0.15	0.020 <sup>+0.006</sup> <sub>-0.007</sub>
M	0.21	0.009
N	0.10	0.004

28 PIN PLASTIC TSOP (400mil)  
28 Leads Reverse bent

NEC Cord:S28G5-50-7KD2



**NOTE**


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S28G5-50-7KD2

ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.15 MAX.	0.046 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> <sub>-0.05</sub>	0.005 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.5±0.15	0.020 <sup>+0.006</sup> <sub>-0.007</sub>
M	0.21	0.009
N	0.10	0.004

32 PIN PLASTIC TSOP (400mil)

NEC Cord:S32G5-50-7JD1



**NOTE**


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S32G5-50-7JD1

ITEM	MILLIMETERS	INCHES
A	21.17 MAX.	0.834 MAX.
B	1.06 MAX.	0.042 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> <sub>-0.05</sub>	0.005 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.5±0.15	0.020 <sup>+0.006</sup> <sub>-0.007</sub>
M	0.21	0.009
N	0.10	0.004

32 PIN PLASTIC TSOP (400mil)  
Reverse bent

NEC Cord:S32G5-50-7KD1



**NOTE**


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S32G5-50-7KD1

ITEM	MILLIMETERS	INCHES
A	21.17 MAX.	0.834 MAX.
B	1.06 MAX.	0.042 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> <sub>-0.05</sub>	0.005 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.5±0.15	0.020 <sup>+0.006</sup> <sub>-0.007</sub>
M	0.21	0.009
N	0.10	0.004

50 PIN PLASTIC TSOP (400mil)  
44 Leads

NEC Cord:S50G5-80-7JF



**NOTE**

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.


S50G5-80-7JF

ITEM	MILLIMETERS	INCHES
A	21.45 MAX.	0.845 MAX.
B	1.13 MAX.	0.045 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	0.30±0.10	0.012 <sup>+0.004</sup> <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> <sub>-0.05</sub>	0.005 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.5±0.15	0.020 <sup>+0.006</sup> <sub>-0.007</sub>
M	0.13	0.005
N	0.10	0.004



50 PIN PLASTIC TSOP (400mil)  
44 Leads Reverse bent

NEC Cord:S50G5-80-7KF



**NOTE**


Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

S50G5-80-7KF

ITEM	MILLIMETERS	INCHES
A	21.45 MAX.	0.845 MAX.
B	1.13 MAX.	0.045 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	0.30±0.10	0.012 <sup>+0.004</sup> / <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> / <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> / <sub>-0.05</sub>	0.005 <sup>+0.004</sup> / <sub>-0.002</sub>
L	0.5±0.15	0.020 <sup>+0.006</sup> / <sub>-0.007</sub>
M	0.13	0.005
N	0.10	0.004

24 PIN PLASTIC ZIP (475mil)

NEC Cord:P24V-100-475A



P24V-100-475A


**NOTE**

Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	31.75 MAX.	1.250 MAX.
F	0.50 <sup>±0.1</sup>	0.020 <sup>-0.002</sup>
G	φ0.25	φ0.010
H	2.54	0.100
I	1.27	0.050
J	1.27 MAX.	0.050 MAX.
K	1.0 MIN.	0.039 MIN.
M	10.8 MAX.	0.426 MAX.
N	2.8 <sup>±0.2</sup>	0.110 <sup>-0.002</sup>
Q	12.07 MAX.	0.476 MAX.
V	0.25 <sup>+0.10</sup>	0.010 <sup>-0.004</sup>
W	2.54	0.100
Y	3.3 <sup>±0.5</sup>	0.130 <sup>±0.02</sup>

28 PIN PLASTIC ZIP (475mil)

NEC Cord:P28VF-100-475A



**NOTE**


Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.

P28VF-100-475A

ITEM	MILLIMETERS	INCHES
A	36.83 MAX.	1.450 MAX.
F	0.5 ± 0.10	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
G	0.25	0.010
H	2.54 (T.P.)	0.100 (T.P.)
I	1.27 (T.P.)	0.050 (T.P.)
J	1.27 MAX.	0.050 MAX.
K	0.9 MIN.	0.035 MIN.
M	10.8 MAX.	0.426 MAX.
N	2.8 ± 0.2	0.110 <sup>+0.009</sup> <sub>-0.008</sub>
Q	12.07 MAX.	0.475 MAX.
V	0.25 <sup>+0.10</sup> <sub>-0.05</sub>	0.010 <sup>+0.004</sup> <sub>-0.003</sub>
W	2.54 (T.P.)	0.100 (T.P.)
Y	3.25 ± 0.2	0.128 ± 0.008

32 PIN PLASTIC ZIP (475mil)

NEC Cord:P32VF-100-475A



P32VF-100-475A

**NOTE**

Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	41.91 MAX.	1.650 MAX
F	0.5±0.10	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
G	0.25	0.010
H	2.54 (T.P.)	0.100 (T.P.)
I	1.27 (T.P.)	0.050 (T.P.)
J	1.27 MAX.	0.050 MAX.
K	0.9 MIN.	0.035 MIN.
M	10.8 MAX.	0.426 MAX.
N	2.8±0.2	0.110 <sup>+0.009</sup> <sub>-0.008</sub>
Q	12.07 MAX.	0.475 MAX.
V	0.25 <sup>+0.10</sup> <sub>-0.05</sub>	0.010 <sup>+0.004</sup> <sub>-0.003</sub>
W	2.54 (T.P.)	0.100 (T.P.)
Y	3.25±0.2	0.128±0.008