

Description

The NEC μ PD78PG11 is a prototyping device used to emulate the masked-ROM μ PD7811. The user can insert a standard EPROM (2732A or 2764) into the terminals on top of the μ PD78PG11. The program will be executed from the EPROM just as it would be executed from the masked-ROM on the μ PD7811.


Features

- ☐ NMOS silicon gate technology requiring +5V power supply
- ☐ Complete single-chip microcomputer
 - 16-bit ALU
 - 4K-EPROM (via piggyback socket)
 - 256-byte RAM
- ☐ 44 I/O lines
- ☐ Two zero-cross detect inputs
- ☐ Two 8-bit timers
- ☐ Multifunction 16-bit timer/event counter
- ☐ Expansion capabilities
 - 8085A bus-compatible
 - 60K-byte external memory address range
- ☐ 8-channel, 8-bit A/D converter
 - Autoscan mode
 - Channel select mode
- ☐ Full duplex USART
 - Synchronous and asynchronous
- ☐ 153 instruction set
 - 16-bit arithmetic, multiply, and divide
- ☐ 1 μ s instruction cycle time (12MHz operation)
- ☐ Prioritized interrupt structure
 - 2 external
 - 9 internal
- ☐ Standby function
- ☐ On-chip clock generator

Ordering Information

Part Number	Package Type	Max Frequency of Operation
μ PD78PG11E	64-pin ceramic piggyback QUIP	12MHz

Pin Configuration



Terminal Identification (Note 1)

Pin		
No.	Symbol	Function
1	V _{CC}	Provides V _{PP} pin of μ PD2764 with 5V.
2	V _{SS}	Maintains 0V on A ₁₂ address pin of μ PD2764 forcing all instruction fetches from lower 4K of EPROM.
3 — 10, 21 23 — 25	A ₀ — A ₁₁	Address Bus. Outputs lower order 12 bits of the program counter which will be used as an EPROM address signal.
11 — 13, 15 — 19	D ₀ — D ₇	Data Bus. Inputs data read from EPROM.
14	V _{SS}	Connects to the GND terminal of EPROM.
20	CE	Chip Enable. Outputs an EPROM chip enable signal.
22	V _{SS}	Ties EPROM OE signal to V _{SS} .
26	V _{CC}	Provides μ PD2732A with +5V V _{CC} power supply.
27	V _{CC}	Maintains +5V on PGM pin of μ PD2764.
28	V _{CC}	Provides μ PD2764 with +5V V _{CC} power supply.

Note:

(1) Connections from μ PD78PG11 to EPROM.


Pin Identification

Pin		Function
No.	Symbol	
1—8	PA ₀ —PA ₇	Port A: (Three-state input/output) 8-bit programmable I/O port. Each line independently programmable as an input or output. Reset places all lines of Port A in input mode.
9—16	PB ₀ —PB ₇	Port B: (Three-state input/output) 8-bit programmable I/O port. Each line independently programmable as an input or output. Reset places all lines of Port B in input mode.
17—24	PC ₀ —PC ₇	Port C: (Three-state input/output) 8-bit programmable I/O port. Each line independently programmable as an input or output. Alternatively, Port C may be used as control lines for USART and timer. Reset puts Port C in port mode and all lines in input mode.
17	PC ₀	Transmit Data (T x D): Serial data output terminal.
18	PC ₁	Receive Data (R x D): Serial data input terminal.
19	PC ₂	Serial Clock (SCK): Serial clock input/output terminal. When internal clock is used, the output can be selected; when an external clock is used, the input can be selected.
20	PC ₃	Timer Input (TI)/interrupt request input (INT2): Timer clock input terminal; can also be used as falling edge, maskable-interrupt input terminal and AC input zero-cross detection terminal.
21	PC ₄	Timer Output (TO): This output signal is a square wave whose frequency is determined by the timer/counter.
22	PC ₅	Counter Input (CI): External pulse input terminal to the timer/event counter.
23, 24	PC ₆ , PC ₇	Counter Outputs 0, 1 (CO ₀ —CO ₁): Programmable rectangular wave output terminal based on timer/event counter.
25	NMI	Falling-edge, nonmaskable interrupt (NMI) input.
26	INT1	A rising-edge, maskable interrupt input. Alternatively, can be used for a zero-cross detection AC input.
27	MODE1	Used as input in conjunction with MODE0 to select appropriate memory expansion mode. Also outputs M1 signal during each opcode fetch.
28	RESET	(Input, active low), RESET initializes the μPD78PG11.
29	MODE0	Used as input in conjunction with MODE1 to select appropriate memory expansion mode. Also used to output I/O/M.
30—31	X ₂ , X ₁ (crystal)	A crystal connection terminal for system clock oscillation. When an external clock is supplied X ₁ is the input.
32	V _{SS}	Power supply ground potential.
33	AV _{SS}	A/D converter power supply ground potential. Sets conversion range lower limit.

Pin		Function
No.	Symbol	
34—41	AN ₀ —AN ₇	Eight analog inputs to the A/D converter. AN ₇ —AN ₄ can also be used as a digital input port for falling edge detection.
42	V _{AREF}	Reference voltage for A/D converter. Sets conversion range upper limit.
43	AV _{CC}	Power supply voltage for A/D converter.
44	RD	(Three-state output, active low) RD is used as a strobe to gate data from external devices onto the data bus. RD goes high during Reset.
45	WR	(Three-state output, active low) WR, when active, indicates that the data bus holds valid data. Used as a strobe signal for external memory or I/O write operations. WR goes high during Reset.
46	ALE	The strobe signal is for latching the address signal to the output from PD ₇ —PD ₀ when accessing external expansion memory.
47—54	PF ₀ —PF ₇	Port F: (Three-state input/output) 8-bit programmable I/O port. Each line configurable independently as an input or output. Address Bus: When external expansion memory is used, multiplexed address/data bus can be selected.
55—62	PD ₀ —PD ₇	Port D: 8-bit programmable I/O port. This byte can be designated as either input or output. Address Bus: When external expansion memory is used, multiplexed address/data bus can be selected.
63	V _{DD}	Backup power terminal for on-chip RAM.
64	V _{CC}	+5V power supply.

Notes: 1 clock cycle = 1 CL = 3/f.
1 machine cycle = 3 or 4 clock cycles.
1 instruction cycle = 1 to 19 machine cycles.
f: System clock frequency (MHz).

Block Diagram



49-000171C

Absolute Maximum Ratings

T_A = 25°C

Power Supply Voltage V _{CC} , V _{DD} , AV _{CC}	-0.5V to +7.0V
Input Voltage, V _i	-0.5V to +7.0V
Output Voltage, V _o	-0.5V to +7.0V
Reference Input Voltage, V _{AREF}	-0.5V to +V _{CC}
Operating Temperature, T _{ORP}	
10MHz < f _{XTAL} ≤ 12MHz	-10°C to +70°C
f _{XTAL} ≤ 10MHz	-40°C to +85°C
Storage Temperature, T _{STG}	-65°C to +150°C

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Operating Conditions

Oscillator Frequency	T _A	V _{CC} , AV _{CC}
10MHz < f _{XTAL} ≤ 12MHz	-10°C to +70°C	+5.0V ± 5%
f _{XTAL} ≤ 10MHz	-40°C to +85°C	± 5.0V + 10%

Capacitance

T_A = 25°C; V_{CC} = V_{DD} = V_{SS} = 0V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Capacitance	C _i			10	pF	All A _f = 1MHz Unmeasured pin returned to 0V.
Output Capacitance	C _o			20	pF	
I/O Capacitance	C _{io}			20	pF	

DC Characteristics

T_A = -10°C to +70°C; V_{CC} = -5.0V ± 5%; V_{SS} = 0V;
V_{CC} - 0.8V ≤ V_{DD} ≤ V_{CC}

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input Low Voltage	V _{IL}	0		0.8	V	
Input High Voltage	V _{IH1}	2.0		V _{CC}	V	All except SCK, RESET and X _i
	V _{IH2}	0.8V _{CC}		V _{CC}	V	SCK, X _i
	V _{IH3}	0.8V _{DD}		V _{CC}	V	RESET
Output Low Voltage	V _{OL}			0.45	V	I _{OL} = 2.0mA
Output High Voltage	V _{OH}	2.4			V	I _{OH} = -200μA
Input Current	I _i			± 200	μA	INT1, TI (PC ₃); +0.45V ≤ V _{IN} < V _{CC}
Input Leakage Current	I _{LI}			± 10	μA	All except INT1, TI (PC ₃) 0V ≤ V _{IN} ≤ V _{CC}
Output Leakage Current	I _{LO}			± 10	μA	+0.45V ≤ V _o ≤ V _{CC}
V _{DD} Supply Current	I _{DD}		1.5	3.5	mA	T _A = -40°C to +85°C
V _{CC} Supply Current	I _{CC}		140 ¹	250	mA	T _A = -40°C to +85°C

Note: 1. T_A = 25°C; V_{CC} = V_{DD} = +5.0V

Zero-cross Characteristics

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Zero-cross Detection Input	V _{ZX}	1		3	VAC _{p,p}	AC Coupled
Zero-cross Accuracy	A _{ZX}			± 135	mV	60Hz Sine Wave
Zero-cross Detection Input Frequency	f _{ZX}	0.06		1	kHz	

Serial Operation

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
SCK Cycle Time	t_{CYK}	1			μs	SCK Input 1, 2
		500			ns	
		2			μs	SCK Output
SCK Width Low	t_{KKL}	400			ns	SCK Input 1, 2
		200			ns	
		900			ns	SCK Output
SCK Width High	t_{KKH}	400			ns	SCK Input 1, 2
		200			ns	
		900			ns	SCK Output
RxD Set-up Time to SCK ↑	t_{RXK}	80			ns	Note 1
RxD Hold Time After SCK ↑	t_{KRS}	80			ns	Note 1
SCK ↓ TxD Delay Time	t_{KTX}			210	ns	Note 1

Notes: 1. 1x Baud rate in Asynchronous, Synchronous, or I/O interface mode.

2. 16x Baud rate or 64x Baud rate in Asynchronous mode.

A/D Converter Characteristics

$T_A = -10^\circ\text{C}$ to $+70^\circ\text{C}$; $V_{CC} = AV_{CC} = +5.0\text{V} \pm 5\%$; $V_{SS} = AV_{SS} = 0\text{V}$; $AV_{CC} - 0.5\text{V} \leq V_{AREF} \leq AV_{CC}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Resolution		8			Bits	
Absolute Accuracy			0.4% ± ½	LSB		$T_A = -10^\circ\text{C}$ to $+50^\circ\text{C}$
			0.6% ± ½	LSB		$T_A = -10^\circ\text{C}$ to $+70^\circ\text{C}$ Note 1
Conversion Time	t_{CONV}	576			t_{CYC}	$83\text{ns} \leq t_{CYC} \leq 110\text{ns}$
		432			t_{CYC}	$110\text{ns} \leq t_{CYC} \leq 170\text{ns}$
Sampling Time	t_{SAMP}	96			t_{CYC}	$83\text{ns} \leq t_{CYC} \leq 110\text{ns}$
		72			t_{CYC}	$110\text{ns} \leq t_{CYC} \leq 170\text{ns}$
Analog Input Voltage	V_{IA}	0		V_{AREF}	V	

Note: 1. In case of $f_{XTAL} \leq 10\text{MHz}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$.

Bus Timing Depending on t_{CYC}

Symbol	Calculating Expression	Min/Max
t_{HP}	60T	Min
t_T	6T	Min
$t_{CI}^{(2)}$	6T	Min
$t_{CI}^{(3)}$	48T	Min
t_{IP}	36T	Min
t_{AL}	2T - 100	Min
t_{LA}	T - 30	Min
t_{AR}	3T - 100	Min
t_{AD}	7T - 220	Max
t_{LDR}	5T - 200	Max
t_{RD}	4T - 150	Max
t_{LR}	T - 50	Min
t_{RL}	2T - 50	Min
t_{RR}	4T - 50 (Data Read) 7T - 50 (Opcode Fetch)	Min
t_{LL}	2T - 40	Min
t_{AW}	3T - 100	Min
t_{LDW}	T + 110	Max
t_{LW}	T - 50	Min
t_{DW}	4T - 100	Min
t_{WDH}	2T - 70	Min
t_{WL}	2T - 50	Min
t_{WW}	4T - 50	Min
t_{CYK}	12T (SCK Input) ¹ 24T (SCK Output)	Min
t_{KKL}	6T - 100 (SCK Input) ¹ 12T - 100 (SCK Output)	Min
t_{KKH}	6T - 100 (SCK Input) ¹ 12T - 100 (SCK Output)	Min

Notes: 1. 1x Baud rate in Asynchronous, Synchronous, or I/O interface mode. $T = t_{CYC} = 1/f_{XTAL}$. The items not included in this list are independent of oscillator frequency (f_{XTAL}).

2. Event Counter mode.

3. Pulse Width Measurement mode.

4

AC Characteristics


$T_A = 10^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +5.0\text{ V} \pm 5\%; V_{SS} = 0\text{ V}; V_{CC} - 0.8\text{ V} \leq V_{DD} \leq V_{CC}$

Read/Write Operation		Limits				Unit	Test Conditions 1
		fXTAL = 10 MHz		fXTAL = 12 MHz			
		Min	Max	Min	Max		
Reset Pulse Width	tRP	6.0		5.0		μs	
Interrupt Pulse Width	tIP	3.6		3.0		μs	
Counter Input Pulse Width	tCI2	600		500		ns	
	tCI3	4.8		4.0		μs	
Timer Input Pulse Width	tTI	600		500		ns	
X1 Input Cycle Time	tCYC	100		83		ns	
Address Set-Up to ALE ↓	tAL	100		65		ns	
Address Hold after ALE ↓	tLA	70		50		ns	
Address to RD ↓ Delay Time	tAR	200		150		ns	
RD ↓ to Address Floating	tAFR		20		20	ns	
Address to Data Input	tAD		480		360	ns	
ALE ↓ to Data Input	tLDR		300		215	ns	
RD ↓ to Data Input	tRD		250		180	ns	
ALE ↓ to RD ↓ Delay Time	tLR	50		35		ns	
Data Hold Time to RD ↑	tRDH	0		0		ns	
RD ↑ to ALE ↑ Delay Time	tRL	150		115		ns	
RD Width Low	tRR	350		280		ns	Data Read
		650		530		ns	Opcode Fetch
ALE Width High	tLL	160		125		ns	
Address to WR ↓ Delay	tAW	200		150		ns	
ALE ↓ to Data Output	tLOW		210		195	ns	
WR ↓ to Data Output	tWD	130		100		ns	
ALE ↓ to WR ↓ Delay	tLW	50		35		ns	
Data Set-up Time to WR ↑	tDW	300		230		ns	
Data Hold Time to WR ↑	tWDH	130		95		ns	
WR ↑ to ALE ↑ Delay Time	tWL	150		115		ns	
WR Width Low	tWW	350		280		ns	


Notes: 1. Load Capacitance: $C_L = 150\text{ pF}$. 2. Event counter mode. 3. Pulse width measurement mode.

Timing Waveforms


Read Operation




Write Operation



Opcode Fetch Operation



Transmit/Receive Timing



Remarks

1. sr—sr4 (special register)

PA	= Port A	ECNT	= Timer/Event Counter Upcounter
PB	= Port B	ECPT	= Timer/Event Counter Capture
PC	= Port C	ETMM	= Timer/Event Counter Mode
PD	= Port D	EOM	= Timer/Event Counter Output Mode
PF	= Port F	ANM	= A/D Channel Mode
MA	= Mode A	CR ₀	= A/D Conversion Results 0—3
MB	= Mode B	CR ₃	= TxBuffer
MC	= Mode C	RxB	= RxBuffer
MCC	= Mode Control C	SMH	= Serial Mode High
MF	= Mode F	SML	= Serial Mode Low
MM	= Memory Mapping	MKH	= Mask High
TM ₀	= Timer Register 0	MKL	= Mask Low
TM ₁	= Timer Register 1		
TMM	= Timer Mode		
ETM ₀	= Timer Event Counter Register 0		
ETM ₁	= Timer Event Counter Register 1		

2. rp—rp3 (register pair)

SP	= Stack Pointer	H	= HL
B	= BC	V	= VA
D	= DE	EA	= Extended Accumulator

3. rpa—rpa3 (rp addressing)

B	= {BC}	D++	= {DE}++
D	= {DE}	H++	= {HL}++
H	= {HL}	D+byte	= {DE+byte}
D+	= {DE}+	H+A	= {HL+A}
H+	= {HL}+	H+B	= {HL+B}
D-	= {DE}-	H+EA	= {HL+EA}
H-	= {HL}-	H+byte	= {HL+byte}

4. (flag)

CY	= Carry	HC	= Half Carry	Z	= Zero
----	---------	----	--------------	---	--------

5. irf (interrupt flag)

FNMI	= INTFNMI	FSR	= INTFSR
FT0	= INTFT0	FST	= INTFST
FT1	= INTFT1	ER	= Error
F1	= INTF1	OV	= Overflow
F2	= INTF2	AN ₄	= Analog Input 4—7
FE0	= INTFE0	AN ₄	to
FE1	= INTFE1	SB	= Standby
FEIN	= INTFEIN		
FAD	= INTFAD		

Instruction Set Symbol Definitions

Symbol	Description
—	Transfer direction, result
Λ	Logical product (logical AND)
∨	Logical sum (logical OR)
⊕	Exclusive OR
—	Complement
•	Concatenation

Instruction Groups

8-bit Data Transfer

Mnemonic	Operand	Opcode				State ¹	Operation	Skip Condition
		B1	B2	B3	B4			
MOV	r1, A	00011T ₂ T ₁ T ₀				4	{r1} ← {A}	
	A, r1	00001T ₂ T ₁ T ₀				4	{A} ← {r1}	
	* sr, A	01001101	110S ₄ S ₃ S ₂ S ₁ S ₀			10	{sr} ← {A}	
	* A, sr1	01001100	11S ₅ S ₄ S ₃ S ₂ S ₁ S ₀			10	{A} ← {sr1}	
	r, word	01110000	01101R ₂ R ₁ R ₀	Low Addr	High Addr	17	{r} ← {word}	
	word, r	01110000	01111R ₂ R ₁ R ₀	Low Addr	High Addr	17	{word} ← {r}	
MVI	* r, byte	01101R ₂ R ₁ R ₀	Data			7	{r} ← byte String skip, when r = A or L	
	sr2, byte	01100100	S ₃ 0000S ₂ S ₁ S ₀	Data		14	{sr2} ← byte	
MVIW	* wa, byte	01110001	Offset	Data		13	{(V), {wa}} ← byte	
MVIX	* rpa1, byte	010010A ₁ A ₀	Data			10	{rpa1} ← byte	
STAW	* wa	01100011	Offset			10	{(V){wa}} ← A	

Instruction Groups (cont)

8-Bit Data Transfer (cont)								
Mnemonic	Operand	Opcode				State ¹	Operation	Skip Condition
		B1	B2	B3	B4			
LDAW	* wa	00000001	Offset			10	[A] ← ([V], {wa})	
STAX	* rpa2	A ₃ 0111A ₂ A ₁ A ₀	Data ²			7/13 ³	{rpa2} ← [A]	
LDAX	* rpa2	A ₃ 0101A ₂ A ₁ A ₀	Data ²			7/13 ³	[A] ← ({rpa2})	
EXX		00010001				8	{B} ↔ {B'}, {C} ↔ {C'}, {D} ↔ {D'}, {E} ↔ {E'}, {H} ↔ {H'}, {L} ↔ {L'}	
EXA		00010000				8	{V} ↔ {V'}, {A} ↔ {A'}, {EA} ↔ {EA'}	
EXH		01010000				8	{H} ↔ {H'}, {L} ↔ {L'}	
16-bit Data Transfer								
BLOCK		00110001				13 (C + 1)	{(DE)} ← {(HL)}, {(DE)} ← {(DE) + 1}, {(HL)} ← {(HL) + 1}, {(C)} ← {(C) - 1} End if borrow	
DMOV	rp3, EA	101101P ₁ P ₀				4	{rp3 _L } ← {EAL}, {rp3 _H } ← {EAH}	
	EA, rp3	101001P ₁ P ₀				4	{EAL} ← {rp3 _L }, {EAH} ← {rp3 _H }	
	sr3, EA	01001000	1101001U ₀			14	{sr3} ← {EA}	
	EA, sr4	↓	110000V ₁ V ₀			14	{EA} ← {sr4}	
SBCD	word	01110000	00011110	Low Addr	High Addr	20	{word} ← {(C)}, {(word) + 1} ← {(B)}	
SDED	word	↓	00101110	↓	↓	20	{word} ← {(E)}, {(word) + 1} ← {(D)}	
SHLD	word	↓	00111110	↓	↓	20	{word} ← {(L)}, {(word) + 1} ← {(H)}	
SSPD	word	↓	00001110	↓	↓	20	{word} ← {SP _L }, {(word) + 1} ← {SP _H }	
STEAX	rpa3	01001000	1001C ₃ C ₂ C ₁ C ₀	Data ⁴		14/20 ³	{(rpa3)} ← {EAL}, {(rpa3) + 1} ← {EAH}	
LBCD	word	01110000	00011111	Low Addr	High Addr	20	{C} ← {word}, {B} ← {(word) + 1}	
LBCD	word	↓	00101111	↓	↓	20	{E} ← {word}, {D} ← {(word) + 1}	
LHLD	word	↓	00111111	↓	↓	20	{L} ← {word}, {H} ← {(word) + 1}	
LSPD	word	↓	00001111	↓	↓	20	{SP _L } ← {word}, {SP _H } ← {(word) + 1}	
LDEAX	rpa3	01001000	1000C ₃ C ₂ C ₁ C ₀	Data ⁴		14/20 ³	{EAL} ← {(rpa3)}, {EAH} ← {(rpa3) + 1}	
PUSH	rp1	101100Q ₂ Q ₀				13	{(SP) - 1} ← {rp1 _H }, {(SP) - 2} ← {rp1 _L }, {(SP)} ← {(SP) - 2}	
POP	rp1	101000Q ₂ Q ₀				10	{rp1 _L } ← {(SP)}, {rp1 _H } ← {(SP) + 1}, {(SP)} ← {(SP) + 2}	
LXI	* rp2, word	0P ₂ P ₁ P ₀ 0100		Low Byte	High Byte	10	{rp2} ← {word} String skip when rp2 = H	
8-bit Arithmetic (Register)								
TABLE		01001000	10101000			17	{C} ← {(PC) + 3 + {A}}, {B} ← {(PC) + 3 + {A} + 1}	
ADD	A, r	01100000	11000R ₂ R ₁ R ₀			8	{A} ← {A} + {r}	
	r, A	↓	01000R ₂ R ₁ R ₀			8	{r} ← {r} + {A}	
ADC	A, r	↓	11010R ₂ R ₁ R ₀			8	{A} ← {A} + {r} + {CY}	
	r, A	↓	01010R ₂ R ₁ R ₀			8	{r} ← {r} + {A} + {CY}	

Instruction Groups (cont)

8-Bit Arithmetic (Register) (cont)								
Mnemonic	Operand	Opcode				State ¹	Operation	Skip Condition
		B1	B2	B3	B4			
ADDNC	A, r	01100000	10100R ₂ R ₁ R ₀			8	(A) ← (A) + (r)	No Carry
	r, A		00100R ₂ R ₁ R ₀			8	(r) ← (r) + (A)	No Carry
SUB	A, r		11100R ₂ R ₁ R ₀			8	(A) ← (A) - (r)	
	r, A		01100R ₂ R ₁ R ₀			8	(r) ← (r) - (A)	
SBB	A, r		11110R ₂ R ₁ R ₀			8	(A) ← (A) - (r) - [CY]	
	r, A		01110R ₂ R ₁ R ₀			8	(r) ← (r) - (A) - [CY]	
SUBNB	A, r		10110R ₂ R ₁ R ₀			8	(A) ← (A) - (r)	No Borrow
	r, A		00110R ₂ R ₁ R ₀			8	(r) ← (r) - (A)	No Borrow
ANA	A, r		10001R ₂ R ₁ R ₀			8	(A) ← (A) ∧ (r)	
	r, A		00001R ₂ R ₁ R ₀			8	(r) ← (r) ∧ (A)	
ORA	A, r	01100000	10011R ₂ R ₁ R ₀			8	(A) ← (A) ∨ (r)	
	r, A		00011R ₂ R ₁ R ₀			8	(r) ← (r) ∨ (A)	
XRA	A, r		10010R ₂ R ₁ R ₀			8	(A) ← (A) ⊖ (r)	
	r, A		00010R ₂ R ₁ R ₀			8	(r) ← (r) ⊖ (A)	
GTA	A, r		10101R ₂ R ₁ R ₀			8	(A) ← (r) - 1	No Borrow
	r, A		00101R ₂ R ₁ R ₀			8	(r) ← (A) - 1	No Borrow
LTA	A, r		10111R ₂ R ₁ R ₀			8	(A) ← (r)	Borrow
	r, A		00111R ₂ R ₁ R ₀			8	(r) ← (A)	Borrow
NEA	A, r		11101R ₂ R ₁ R ₀			8	(A) ← (r)	No Zero
	r, A		01101R ₂ R ₁ R ₀			8	(r) ← (A)	No Zero
EQA	A, r		11111R ₂ R ₁ R ₀			8	(A) ← (r)	Zero
	r, A		01111R ₂ R ₁ R ₀			8	(r) ← (A)	Zero
ONA	A, r		11001R ₂ R ₁ R ₀			8	(A) ∧ (r)	No Zero
OFFA	A, r	01100000	11011R ₂ R ₁ R ₀			8	(A) ∧ (r)	Zero
8-bit Arithmetic (Memory)								
ADDX	rpa	01110000	11000A ₂ A ₁ A ₀			11	(A) ← (A) + ((rpa))	
ADCX	rpa		11010A ₂ A ₁ A ₀			11	(A) ← (A) + ((rpa)) + [CY]	
ADDNCX	rpa		10100A ₂ A ₁ A ₀			11	(A) ← (A) + ((rpa))	No Carry
SUBX	rpa		11100A ₂ A ₁ A ₀			11	(A) ← (A) - ((rpa))	
SBBX	rpa		11110A ₂ A ₁ A ₀			11	(A) ← (A) - ((rpa)) - [CY]	
SUBNBX	rpa		10110A ₂ A ₁ A ₀			11	(A) ← (A) - ((rpa))	No Borrow
ANAX	rpa		10001A ₂ A ₁ A ₀			11	(A) ← (A) ∧ ((rpa))	
ORAX	rpa		10011A ₂ A ₁ A ₀			11	(A) ← (A) ∨ ((rpa))	
XRAX	rpa		10010A ₂ A ₁ A ₀			11	(A) ← (A) ⊖ ((rpa))	
GTAX	rpa		10101A ₂ A ₁ A ₀			11	(A) ← ((rpa)) - 1	No Borrow
LTAX	rpa		10111A ₂ A ₁ A ₀			11	(A) ← ((rpa))	Borrow
NEAX	rpa		11101A ₂ A ₁ A ₀			11	(A) ← ((rpa))	No Zero
EQAX	rpa		11111A ₂ A ₁ A ₀			11	(A) ← ((rpa))	Zero
ONAX	rpa		11001A ₂ A ₁ A ₀			11	(A) ← ((rpa))	No Zero
OFFAX	rpa		11011A ₂ A ₁ A ₀			11	(A) ← ((rpa))	Zero

Instruction Groups (cont)

Immediate Data								
Opcode								
Mnemonic	Operand	B1	B2	B3	B4	State ¹	Operation	Skip Condition
ADI	* A, byte	01000110	--Data--			7	(A)←(A) + byte	
	r, byte	01110100	01000R ₂ R ₁ R ₀	Data		11	(r)←(r) + byte	
	sr2, byte	0110 ↓	S ₃ 1000S ₂ S ₁ S ₀	↓		20	(sr2)←(sr2) + byte	
ACI	* A, byte	01010110	--Data--			7	(A)←(A) + byte + (CY)	
	r, byte	01110100	01010R ₂ R ₁ R ₀	Data		11	(r)←(r) + byte + (CY)	
	sr2, byte	0110 ↓	S ₃ 1010S ₂ S ₁ S ₀	↓		20	(sr2)←(sr2) + byte + (CY)	
ADINC	* A, byte	00100110	--Data--			7	(A)←(A) + byte	No Carry
	r, byte	01110100	00100R ₂ R ₁ R ₀	Data		11	(r)←(r) + byte	No Carry
	sr2, byte	0110 ↓	S ₃ 0100S ₂ S ₁ S ₀	↓		20	(sr2)←(sr2) + byte	No Carry
SUI	* A, byte	01100110	--Data--			7	(A)←(A) - byte	
	r, byte	01110100	01100R ₂ R ₁ R ₀	Data		11	(r)←(r) - byte	
	sr2, byte	0110 ↓	S ₃ 1100S ₂ S ₁ S ₀	↓		20	(sr2)←(sr2) - byte	
SBI	* A, byte	01110110	--Data--			7	(A)←(A) - byte - (CY)	
	r, byte	01110100	01110R ₂ R ₁ R ₀	Data		11	(r)←(r) - byte - (CY)	
	sr2, byte	0110 ↓	S ₃ 1110S ₂ S ₁ S ₀	↓		20	(sr2)←(sr2) - byte - (CY)	
SUIB	* A, byte	00110110	--Data--			7	(A)←(A) - byte	No Borrow
	r, byte	01110100	00110R ₂ R ₁ R ₀	Data		11	(r)←(r) - byte	No Borrow
	sr2, byte	0110 ↓	S ₃ 0110S ₂ S ₁ S ₀	↓		20	(sr2)←(sr2) - byte	No Borrow
ANI	* A, byte	00000111	--Data--			7	(A)←(A)∧byte	
	r, byte	01110100	00001R ₂ R ₁ R ₀	Data		11	(r)←(r)∧byte	
	sr2, byte	01100100	S ₃ 0001S ₂ S ₁ S ₀	↓		20	(sr2)←(sr2)∧byte	
ORI	* A, byte	00010111	--Data--			7	(A)←(A)∨byte	
	r, byte	01110100	00011R ₂ R ₁ R ₀	Data		11	(r)←(r)∨byte	
	sr2, byte	0110 ↓	S ₃ 0011S ₂ S ₁ S ₀	↓		20	(sr2)←(sr2)∨byte	
XRI	* A, byte	00010110	--Data--			7	(A)←(A)∨byte	
	r, byte	01110100	00010R ₂ R ₁ R ₀	Data		11	(r)←(r)∨byte	
	sr2, byte	0110 ↓	S ₃ 0010S ₂ S ₁ S ₀	↓		20	(sr2)←(sr2)∨byte	
GTI	* A, byte	00100111	--Data--			7	(A) - byte - 1	No Borrow
	r, byte	01110100	00101R ₂ R ₁ R ₀	Data		11	(r) - byte - 1	No Borrow
	sr2, byte	0110 ↓	S ₃ 0101S ₂ S ₁ S ₀	↓		14	(sr5) - byte - 1	No Borrow
LTI	* A, byte	00110111	--Data--			7	(A) - byte	Borrow
	r, byte	01110100	00111R ₂ R ₁ R ₀	Data		11	(r) - byte	Borrow
	sr2, byte	0110 ↓	S ₃ 0111S ₂ S ₁ S ₀	↓		14	(sr5) - byte	Borrow
NEI	* A, byte	01100111	--Data--			7	(A) - byte	No Zero
	r, byte	01110100	01101R ₂ R ₁ R ₀	Data		11	(r) - byte	No Zero
	sr2, byte	0110 ↓	S ₃ 1101S ₂ S ₁ S ₀	↓		14	(sr5) - byte	No Zero
EQI	* A, byte	01110111	--Data--			7	(A) - byte	Zero
	r, byte	01110100	01111R ₂ R ₁ R ₀	Data		11	(r) - byte	Zero
	sr2, byte	0110 ↓	S ₃ 1111S ₂ S ₁ S ₀	↓		14	(sr5) - byte	Zero

Instruction Groups (cont)

Immediate Data (cont)								
Opcode								
Mnemonic	Operand	B1	B2	B3	B4	State ¹	Operation	Skip Condition
ONI	* A, byte	01000111	--Data--			7	{A}.byte	No Zero
	r, byte	01101000	01001R ₂ R ₁ R ₀	Data		11	{r}.byte	No Zero
	sr2, byte	0110 ↓	S ₃ 1001S ₂ S ₁ S ₀	↓		14	{sr5}.byte	No Zero
OFFI	* A, byte	01010111	--Data--			7	{A}.byte	Zero
	r, byte	01101000	01011R ₂ R ₁ R ₀	Data		11	{r}.byte	Zero
	sr2, byte	0110 ↓	S ₃ 1011S ₂ S ₁ S ₀	↓		14	{sr5}.byte	Zero
Working Register								
ADDW	wa	01101000	11000000	Offset		14	{A} - {A} + ({V}·{wa})	
ADCW	wa		1101			14	{A} - {A} + ({V}·{wa}) + {CY}	
ADDNCW	wa		1010			14	{A} - {A} + ({V}·{wa})	No Carry
SUBW	wa		1110			14	{A} - {A} - ({V}·{wa})	
SBBW	wa		1111			14	{A} - {A} - ({V}·{wa}) - {CY}	
SUBNBW	wa		1011			14	{A} - {A} - ({V}·{wa})	No Borrow
ANAW	wa		10001000			14	{A} - {A}·{V}·{wa}	
ORAW	wa	↓	1001 ↓	↓		14	{A} - {A}V({V}·{wa})	
XRAW	wa	01101000	10010000	Offset		14	{A} - {A}V({V}·{wa})	
GTAW	wa		10101000			14	{A} - ({V}·{wa}) - 1	No Borrow
LTAW	wa		1011			14	{A} - ({V}·{wa})	Borrow
NEAW	wa		1110			14	{A} - ({V}·{wa})	No Zero
EQAW	wa		1111			14	{A} - ({V}·{wa})	Zero
ONAW	wa		1100			14	{A}·{V}·{wa}	No Zero
OFFAW	wa	↓	1101	↓		14	{A}·{V}·{wa}	Zero
ANIW	* wa, byte	00000101	--Offset--	Data		19	{V}·{wa} - ({V}·{wa}).byte	
ORIW	* wa, byte	0001				19	{V}·{wa} - ({V}·{wa})Vbyte	
GTIW	* wa, byte	0010				13	{V}·{wa} - byte - 1	No Borrow
LTIW	* wa, byte	0011				13	{V}·{wa} - byte	Borrow
NEIW	* wa, byte	0110				13	{V}·{wa} - byte	No Zero
EQIW	* wa, byte	0111				13	{V}·{wa} - byte	Zero
ONIW	* wa, byte	0100				13	{V}·{wa}.byte	No Zero
OFFIW	* wa, byte	0101 ↓	↓	↓		13	{V}·{wa}.byte	Zero
16-bit Arithmetic								
EADD	EA, r2	01110000	010000R ₁ R ₀			11	{EA} - {EA} + {r2}	
DADD	EA, rp3	0100	110001P ₁ P ₀			11	{EA} - {EA} + {rp3}	
DADC	EA, rp3	↓	1101 ↓			11	{EA} - {EA} + {rp3} + {CY}	
DADDNC	EA, rp3	↓	1010 ↓			11	{EA} - {EA} + {rp3}	No Carry
ESUB	EA, r2	0000	011000R ₁ R ₀			11	{EA} - {EA} - {r2}	
DSUB	EA, rp3	01101000	111001P ₁ P ₀			11	{EA} - {EA} - {rp3}	
DSBB	EA, rp3	↓	1111 ↓			11	{EA} - {EA} - {rp3} - {CY}	
DSUBNB	EA, rp3	↓	1011 ↓			11	{EA} - {EA} - {rp3}	No Borrow
DAN	EA, rp3	↓	100011P ₁ P ₀			11	{EA} - {EA} - {rp3}	

Instruction Groups (cont)

16-Bit Arithmetic (cont)								
Opcode								
Mnemonic	Operand	B1	B2	B3	B4	State 1	Operation	Skip Condition
DOR	EA, rp3	01110100	100111P ₁ P ₀			11	(EA) ← (EA) ∨ (rp3)	
DXR	EA, rp3		100101P ₁ P ₀			11	(EA) ← (EA) ∨ (rp3)	
DGT	EA, rp3		101011P ₁ P ₀			11	(EA) ← (rp3) - 1	No Borrow
DLT	EA, rp3		1011			11	(EA) ← (rp3)	Borrow
DNE	EA, rp3		1110			11	(EA) ← (rp3)	No Zero
DEQ	EA, rp3		1111			11	(EA) ← (rp3)	Zero
DON	EA, rp3		1100			11	(EA) ← (rp3)	No Zero
DOFF	EA, rp3	↓	1101	↓		11	(EA) ← (rp3)	Zero
Multiply/Divide								
MUL	r2	01001000	001011R ₁ R ₀			32	(EA) ← (A) × (r2)	
DIV	r2		0011			59	(EA) ← (EA) + (r2), (r2) ← Remainder	
Increment/Decrement								
INR	r2	010000R ₁ R ₀				4	(r2) ← (r2) + 1	Carry
INRW	* wa	00100000	-- Offset --			16	((V), (wa)) ← ((V), (wa)) + 1	Carry
INX	rp	00P ₁ P ₀ 0010				7	(rp) ← (rp) + 1	
	EA	10101000				7	(EA) ← (EA) + 1	
DCR	r2	010100R ₁ R ₀				4	(r2) ← (r2) - 1	Borrow
DCRW	* wa	00110000	-- Offset --			16	((V), (wa)) ← ((V), (wa)) - 1	Borrow
DCX	rp	00P ₁ P ₀ 0011				7	(rp) ← (rp) - 1	
	EA	10101001				7	(EA) ← (EA) - 1	
Others								
DAA		01100001				4	Decimal Adjust Accumulator	
STC		01001000	00101011			8	(CY) ← 1	
CLC			00101010			8	(CY) ← 0	
NEGA			00111010			8	(A) ← (A) + 1	
Rotate and Shift								
RLD		01001000	00111000			17	Rotate Left Digit	
RRD			1001			17	Rotate Right Digit	
RLL	r2	01001000	001101R ₁ R ₀			8	(r2 _M + 1) ← (r2 _M), (r2 ₀) ← (CY), (CY) ← (r2 ₇)	
RLR	r2		00R ₁ R ₀			8	(r2 _M + 1) ← (r2 _M), (r2 ₇) ← (CY), (CY) ← (r2 ₀)	
SLL	r2		001001R ₁ R ₀			8	(r2 _M + 1) ← (r2 _M), (r2 ₀) ← 0, (CY) ← (r2 ₇)	
SLR	r2		00R ₁ R ₀			8	(r2 _M + 1) ← (r2 _M), (r2 ₇) ← 0, (CY) ← (r2 ₀)	
SLLC	r2		000001R ₁ R ₀			8	(r2 _M + 1) ← (r2 _M), (r2 ₀) ← 0, (CY) ← (r2 ₇)	Carry
SLRC	r2		00R ₁ R ₀			8	(r2 _M + 1) ← (r2 _M), (r2 ₇) ← 0, (CY) ← (r2 ₀)	Carry

Instruction Groups (cont)

Rotate and Shift (cont)							
Mnemonic	Operand	Opcode				State ¹	Operation
		B1	B2	B3	B4		
DRLL	EA	01001000	10110100			8	$(EA_N + 1) - (EA_N), (EA_0) - (CY), (CY) - (EA_{15})$
DRLR	EA		0000			8	$(EA_N - 1) - (EA_N), (EA_{15}) - (CY), (CY) - (EA_0)$
DSLL	EA		10100100			8	$(EA_N + 1) - (EA_N), (EA_0) - 0, (CY) - (EA_{15})$
DSLRL	EA		0000			8	$(EA_N - 1) - (EA_N), (EA_{15}) - 0$
Jump							
JMP	* word	01010100	--Low Addr--	High Addr		10	$(PC) - \text{word}$
JB		00100001				4	$(PC_H) - (B), (PC_L) - (C)$
JR	word	11--jdisp 1--				10	$(PC) - (PC) + 1 + \text{jdisp } 1$
JRE	* word	0100111--	jdisp--			10	$(PC) - (PC) + 2 + \text{jdisp}$
JEA		01001000	00101000			8	$(PC) - EA$
Call							
CALL	* word	01000000	--Low Addr--	High Addr		16	$((SP) - 1) - ((PC) + 3)_H, ((SP) - 2) - ((PC) + 3)_L, (PC) - \text{word}, (SP) - (SP) - 2$
CALB		01001000	00101001			17	$((SP) - 1) - ((PC) + 2)_H, ((SP) - 2) - ((PC) + 2)_L, (PC_H) - (B), (SP) - (SP) - 2$
CALF	* word	01111--	fa--			13	$((SP) - 1) - ((PC) + 2)_H, ((SP) - 2) - ((PC) + 2)_L, (PC_{15:11}) - 00001, (PC_{10:0}) - fa, (SP) - (SP) - 2$
CALT	word	100--ta--				16	$((SP) - 1) - ((PC) + 1)_H, ((SP) - 2) - ((PC) + 1)_L, (PC_L) - (128 + 2ta), (PC_H) - (129 + 2ta), (SP) - (SP) - 2$
SOFTI		01110010				16	$((SP) - 1) - (PSW), ((SP) - 2) - ((PC) + 1)_H, ((SP) - 3) - ((PC) + 1)_L, (PC) - 0060H, (SP) - (SP) - 3$
Return							
RET		10111000				10	$(PC) - ((SP)), (PC_H) - ((SP) + 1), (SP) - (SP) + 2$
RETS		01001				10	$(PC_L) - ((SP)), (PC_H) - ((SP) + 1), (SP) - (SP) + 2, (PC) - (PC) + n$
RETI		01100010				13	$(PC_L) - ((SP)), (PC_H) - ((SP) + 1), (PSW) - ((SP) + 2), (SP) - (SP) + 3$
Skip							
BIT	bit, wa	01011B ₂ B ₁ B ₀	--Offset--			10	Bit Test $((V), [wa]) \text{ bit} = 1$
CPU Control							
SK	f	01001000	0001F ₂ F ₁ F ₀			8	Skip if f = 1 f = 1
SKN	f		0001			8	Skip if f = 0 f = 0
SKIT	irf		0101 ₄ 1 ₃ 1 ₂ 1 ₁ 1 ₀			8	Skip if irf = 1, then reset irf irf = 1

Instruction Groups (cont)

CPU Control (cont)								
Mnemonic	Operand	Opcode				State ¹	Operation	Skip Condition
		B1	B2	B3	B4			
SKNIT	irf	01001000	0111 ₄ 3 ₂ 1 ₁ 0			8	Skip if irf = 0 Reset irf, if irf = 1	irf = 1
NOP		00000000				4	No Operation	
EI		10101010				4	Enable Interrupt	
DI		10111010				4	Disable Interrupt	
HLT		01001000	00111011			11	Halt	

Notes: * 1: In the case of skip condition, the idle states are as follows:

- 1-byte instruction: 4 states 2-byte instruction (with *): 7 states
- 2-byte instruction: 8 states 3-byte instruction (with *): 10 states
- 3-byte instruction: 11 states 4-byte instruction (with *): 14 states

* 2: B2 (Data): rpa2 = D + byte, H + byte.

* 3: Right side of slash (/) in states indicate case rpa2, rpa3 = D + byte, H + A, H + B, H + EA, H + byte.

* 4: B3 (Data): rpa3 = D + byte, H + byte.

Emulating the μPD7811

To emulate the μPD7811: tie MODE0 to ground and pull up MODE1 through a 10-kΩ resistor; insert a 2732A or 2764 into the upper terminals of the μPD78PG11. If a 2732 is used it should be inserted so that pin 1 of the 2732A goes into terminal 3 (see pin configuration). If a 2764 is used, address line A₁₂ will be held low so that only memory locations 0-FFFFH (the lower 4K bytes) of the 2764 will be accessed. This simulates accessing 4K bytes of masked-ROM in the μPD7811. In other respects μPD78PG11 is functionally equivalent to μPD7811.

Input/Output

8 Analog Input Lines

44 Digital I/O Lines: five 8-bit ports (Port A, Port B, Port C, Port D, Port F) and 4 input lines (AN₄-AN₇)

1. Analog Input Lines

AN₀-AN₇ are configured as analog input lines for on-chip A/D converter.

2. Port Operation

—Port A, Port B, Port C, Port F

Each line of these ports can be individually programmed as an input or as an output. When used as I/O ports, all have latched outputs, high-impedance inputs.

—Port D

Port D can be programmed as a byte input or a byte output.

—AN₄-AN₇

The high-order analog input lines, AN₄-AN₇ can be used as digital input lines for falling edge detection.

3. Control Lines

Under software control, each line of Port C can be configured individually to provide control lines for serial interface, timer, and timer/event counter.

4. Memory Expansion


In addition to the single-chip operation mode, μPD78PG11 has 4 memory expansion modes. Under software control, Port D can provide multiplexed low-order address and data bus and Port F can provide high-order address bus. The relation between memory expansion modes and the pin configurations of Port D and Port F is shown in the table that follows.

Memory Expansion	Port Configuration	
None	Port D	I/O Port
	Port F	I/O Port
256 Bytes	Port D	Multiplexed Address/Data Bus
	Port F	I/O Port
4K Bytes	Port D	Multiplexed Address/Data Bus
	Port F ₀ — F ₃	Address Bus
	Port F ₄ — F ₇	I/O Port
16K Bytes	Port D	Multiplexed Address/Data Bus
	Port F ₀ — F ₅	Address Bus
	Port F ₆ — F ₇	I/O Port
60K Bytes	Port D	Multiplexed Address/Data Bus
	Port F	Address Bus

Memory Map

The μPD78PG11 can directly address up to 64K bytes of memory. Except for the EPROM (0-4,095) and RAM (65,280-65,535), any memory location can be used as ROM or RAM. The following memory map defines the 0-64K-byte memory space for the μPD78PG11.

Memory Map



Timers


The timer/event counter consists of two 8-bit timers. The timers may be programmed independently or may be cascaded and used as a 16-bit timer. The timer can be set in software to increment at intervals of 4 machine cycles (1μs at 12MHz operation) or 128 machine cycles (32μs at 12MHz), or to increment on receipt of a pulse at T1.

Timer/Event Counter


The 16-bit multifunctional timer/event counter can be used for the following operations:

- ☐ Interval timer
- ☐ External event timer
- ☐ Frequency measurement
- ☐ Pulse width measurement
- ☐ Programmable square-wave output

Timer Block Diagram



Block Diagram for Timer/Event Counter



8-Bit A/D Converter


- 8 input channels
- 4 conversion result registers
- 2 powerful operation modes
 - Autoscan mode
 - Channel select mode
- Successive approximation technique
- Absolute accuracy: ± 1.5 LSB ($\pm 0.6\%$)
- Conversion range: 0V to 5V
- Conversion time: 50μs
- Interrupt generation

Analog/Digital Converter

The μPD78PG11 features an 8-bit, high-speed, high-accuracy A/D converter. The A/D converter consists of a 256-resistor ladder and a successive approximation register (SAR). There are four conversion result registers (CR₀-CR₃). The 8-channel analog input may be operated in either of two modes. In the select mode, the conversion value of one analog input is sequentially stored in CR₀-CR₃. In the scan mode, the upper four

channels or the lower four channels may be specified. Then those four channels will be consecutively selected and the conversion results stored sequentially in the four conversion result registers.

A/D Converter Block Diagram




Interrupt Structure

There are 11 interrupt sources. Three are external interrupts and 8 are internal. These 11 interrupt sources are divided into 6 priority levels as shown in the table below.

Interrupt Request	Interrupt	Type of Interrupt	In/Ext
IRQ0	4	NMI (Nonmaskable interrupt)	External
IRQ1	8	INTT0 (Coincidence signal from timer 0) INTT1 (Coincidence signal from timer 1)	Internal
IRQ2	16	INT1 (Maskable interrupt) INT2 (Maskable interrupt)	External
IRQ3	24	INTE0 (Coincidence signal from timer/event counter) INTE1 (Coincidence signal from timer/event counter)	Internal
IRQ4	32	INTEIN (Falling signal of C1 and T0 counter) INTAD (A/D converter interrupt)	In/External
IRQ5	40	INTSR (Serial receive interrupt) INST (Serial send interrupt)	Internal

Interrupt Structure Block Diagram




Standby Function

The μPD78PG11 offers a standby function that allows the user to save up to 32 bytes of RAM with backup power (V_{DD}) if the main power (V_{CC}) fails. On powerup the μPD78PG11 checks whether recovery was made from standby mode or from cold start.

Universal Serial Interface

The serial interface can operate in any of three modes: synchronous, asynchronous, and I/O interface. The I/O interface mode transfers data MSB first for ease of communication with certain peripheral devices. Synchronous and asynchronous modes transfer data LSB first. Synchronous operation offers two modes of data reception. In the search mode, data is transferred one bit at a time from serial register to receive buffer. This allows a software search for a sync character. In the nonsearch mode, data transfer from serial register to transmit buffer occurs 8 bits at a time.

Universal Serial Interface Block Diagram



Zero-crossing Detector

The INT1 and INT2 terminals (used common to TI and PC3) can be used to detect the zero-crossing point of slow moving AC signals. When driven directly, these pins respond as a normal digital input.


To utilize the zero-cross detection mode, an AC signal of approximately 1—3V AC peak-to-peak magnitude and a maximum frequency of 1kHz is coupled through an external capacitor to these pins.

For the INT1 pin, the internal digital state is sensed as a zero until the rising edge crosses the DC average level, when it becomes a one and INT1 interrupt is generated.

For the INT2 pin, the state is sensed as a one until the falling edge crosses the DC average level, when it becomes a zero and INT2 interrupt is generated.

The zero-cross detection capability allows the user to make the 50-60Hz power signal the basis for system timing and to control voltage phase sensitive devices.

Zero-Crossing Detection Circuit



Operand Format/Description

Format	Description
r	V, A, B, C, D, E, H, L
r1	EAH, EAL, B, C, D, E, H, L
r2	A, B, C
sr	PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, SML, EOM, ETMM, TMM, MM, MCC, MA, MB, MC MF, Tx8, TM ₀ , TM ₁
sr1	PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, EOM, TMM, Rx8, CR ₀ , CR ₁ , CR ₂ , CR ₃
sr2	PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, EOM, TMM
sr3	ETM ₀ , ETM ₁
sr4	ECNT, ECPT
rp	SP, B, D, H
rp1	V, B, D, H, EA
rp2	SP, B, D, H, EA
rp3	B, D, H
rpa	B, D, H, D ⁺ , H ⁺ , D ⁻ , H ⁻
rpa1	B, D, H
rpa2	B, D, H, D ⁺ , H ⁺ , D ⁻ , H ⁻ , D+ byte, H+ A, H+ B, H+ EA, H+ byte
rpa3	D, H, D ⁺ , H ⁺ , D ⁻ , H ⁻ , D+ byte, H+ A, H+ B, H+ EA, H+ byte
wa	8-bit immediate data
word	16-bit immediate data
byte	8-bit immediate data
bit	3-bit immediate data
f	CY, HC, Z
irl	FNMI, FT0, FT1, F1, F2, FE0, FE1, FEIN, FAD, FSR, FST, ER, OV, AN ₄ , AN ₅ , AN ₆ , AN ₇ , SB