

RoHS Compliant Product

Description


The SSG4505 provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SOP-8 package is universally preferred for all commercial industrial surface mount application and suited for low voltage applications such as DC/DC converters.



Features

- * Simple Drive Requirement
- * Lower On-Resistance
- * Fast Switching Performance

SOP-8



Dimensions in millimeters



Absolute Maximum Ratings

Parameter	Symbol	Ratings		Unit
Drain-Source Voltage	V _{DS}	30	-30	V
Gate-Source Voltage	V _{GS}	±20	±20	V
Continuous Drain Current ³	I _D @T _A =25 °C	8.3	-7.1	A
Continuous Drain Current ³	I _D @T _A =70 °C	6.7	-5.7	A
Pulsed Drain Current ¹	I _{DM}	30	-30	A
Total Power Dissipation	P _D @T _A =25 °C	2.0		W
Linear Derating Factor		0.016		W/°C
Operating Junction and Storage Temperature Range	T _j , T _{stg}	-55~+150		°C

Thermal Data

Parameter	Symbol	Ratings	Unit
Thermal Resistance Junction-ambient ³	R _{thj-a}	62.5	°C/W

Electrical Characteristics N Channel(T_j=25°C Unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Drain-Source Breakdown Voltage	BV _{DSS}	30	-	-	V	V _{GS} =0V, I _D =250uA
Breakdown Voltage Temp. Coefficient	ΔBV _{DSS} /ΔT _J	-	0.02	-	V/°C	Reference to 25°C, I _D =1mA
Gate Threshold Voltage	V _{GS(th)}	1.0	-	3.0	V	V _{DS} =V _{GS} , I _D =250uA
Gate-Source Leakage Current	I _{GSS}	-	-	±100	nA	V _{GS} =±20V
Drain-Source Leakage Current (T _j =25°C)	I _{DSS}	-	-	1	uA	V _{DS} =30V, V _{GS} =0
Drain-Source Leakage Current (T _j =70°C)		-	-	25	uA	V _{DS} =24V, V _{GS} =0
Static Drain-Source On-Resistance ²	R _{DS(ON)}	-	-	20	mΩ	V _{GS} =10V, I _D =8A
		-	-	28		V _{GS} =4.5V, I _D =5A
Total Gate Charge ²	Q _g	-	20	30	nC	I _D =8 A V _{DS} =24V V _{GS} =4.5V
Gate-Source Charge	Q _{gs}	-	5	-		
Gate-Drain ("Miller") Charge	Q _{gd}	-	12	-		
Turn-on Delay Time ²	T _{d(ON)}	-	12	-	nS	V _{DD} =15V I _D =1 A V _{GS} =10 V R _G =3.3 Ω R _D =15 Ω
Rise Time	T _r	-	8	-		
Turn-off Delay Time	T _{d(OFF)}	-	31	-		
Fall Time	T _f	-	12	-		
Input Capacitance	C _{iss}	-	1450	2230	pF	V _{GS} =0V V _{DS} =25V f=1.0MHz
Output Capacitance	C _{oss}	-	320	-		
Reverse Transfer Capacitance	C _{rss}	-	230	-		
Forward Transconductance	G _{fs}	-	13	-	S	V _{DS} =10V, I _D =8A

Source-Drain Diode

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Forward On Voltage ²	V _{SD}	-	-	1.2	V	I _S =1.7A, V _{GS} =0V
Reverse Recovery Time	T _{rr}	-	27	-	nS	I _S =8A, V _{GS} =0V dI/dt=100A/us
Reverse Recovery Charge	Q _{rr}	-	18	-	nC	

Notes: 1.Pulse width limited by Max. junction temperature.

2.Pulse width ≤300us, dutycycle ≤2%.

3.Surface mounted on 1 inch² copper pad of FR4 board;135 °C/W when mounted on min. copper pad.

Electrical Characteristics P-Channel(T_j=25°C Unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Drain-Source Breakdown Voltage	BV _{DSS}	-30	-	-	V	V _{GS} =0V, I _D =-250uA
Breakdown Voltage Temp. Coefficient	ΔBV _{DSS} /ΔT _j	-	-0.01	-	V/°C	Reference to 25°C, I _D =-1mA
Gate Threshold Voltage	V _{GS(th)}	-1.0	-	-3.0	V	V _{DS} =V _{GS} , I _D =-250uA
Gate-Source Leakage Current	I _{GSS}	-	-	±100	nA	V _{GS} =± 20V
Drain-Source Leakage Current (T _j =25°C)	I _{DSS}	-	-	-1	uA	V _{DS} =-30V, V _{GS} =0
Drain-Source Leakage Current (T _j =70°C)		-	-	-25	uA	V _{DS} =-24V, V _{GS} =0
Static Drain-Source On-Resistance ²	R _{DS(ON)}	-	-	28	mΩ	V _{GS} =-10V, I _D =-7A
		-	-	45		V _{GS} =-4.5V, I _D =-4A
Total Gate Charge ²	Q _g	-	21	33	nC	I _D =-7A V _{DS} =-24V V _{GS} =-4.5V
Gate-Source Charge	Q _{gs}	-	3	-		
Gate-Drain ("Miller") Charge	Q _{gd}	-	15	-		
Turn-on Delay Time ²	T _{d(ON)}	-	13	-	nS	V _{DS} =-15V I _D =-1A V _{GS} =-10V R _G =3.3Ω R _D =15 Ω
Rise Time	T _r	-	10	-		
Turn-off Delay Time	T _{d(off)}	-	51	-		
Fall Time	T _f	-	52	-		
Input Capacitance	C _{iss}	-	1170	1870	pF	V _{GS} =0V V _{DS} =-25V f=1.0MHz
Output Capacitance	C _{oss}	-	430	-		
Reverse Transfer Capacitance	C _{rss}	-	340	-		
Forward Transconductance	G _{fs}	-	11	-	S	V _{DS} =-10V, I _D =-7A

Source-Drain Diode

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Forward On Voltage ²	V _{SD}	-	-	-1.2	V	I _S =-1.7A, V _{GS} =0V
Reverse Recovery Time	T _{rr}	-	40	-	nS	I _S =-7A, V _{GS} =0V dI/dt=100A/us
Reverse Recovery Charge	Q _{rr}	-	33	-	nC	

Notes: 1.Pulse width limited by Max. junction temperature.

2.Pulse width ≤300us, dutycycle ≤2%.

3.Surface mounted on 1 inch² copper pad of FR4 board;135 °C/W when mounted on min. copper pad.

Characteristics Curve N-Channel




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristics of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature

N-Channel




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform






Fig 12. Gate Charge Waveform

P-Channel




$-V_{DS}$, Drain-to-Source Voltage (V)

Fig 1. Typical Output Characteristics




$-V_{DS}$, Drain-to-Source Voltage (V)

Fig 2. Typical Output Characteristics




$-V_{GS}$, Gate-to-Source Voltage (V)

Fig 3. On-Resistance v.s. Gate Voltage




T_j , Junction Temperature ($^{\circ}$ C)

Fig 4. Normalized On-Resistance v.s. Junction Temperature



$-V_{SD}$, Source-to-Drain Voltage (V)

Fig 5. Forward Characteristics of Reverse Diode



T_j , Junction Temperature ($^{\circ}$ C)

Fig 6. Gate Threshold Voltage v.s. Junction Temperature

P-Channel




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform




Fig 12. Gate Charge Waveform