

KM29N040T, KM29N040IT**FLASH MEMORY**

Document Title**512K x 8 Bit NAND Flash Memory****Revision History**

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Data Sheet 1997.	April 10th 1997	
1.0	Data Sheet 1998.	April 10th 1998	
1.1	Data Sheet 1998.	July 14th 1998	Final

The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near you.


KM29N040T, KM29N040IT**FLASH MEMORY****512K x 8 Bit NAND Flash Memory****FEATURES**

- Single 5.0 - volt Power Supply
- Organization
 - Memory Cell Array : 512K x 8
 - Data Register : 32 x 8 bit
- Automatic Program and Erase
 - Frame Program : 32Byte in 500 μ s
 - Block Erase : 4K Byte in 6ms
- 32-Byte Frame Read Operation
 - Random Access : 15 μ s(Max.)
 - Serial Frame Access : 120ns(Min.)
- Command/Address/Data Multiplexed I/O port
- Low Operation Current (Typical)
 - 10 μ A Standby Current
 - 10mA Read/ Program/Erase Current
- Reliable CMOS Floating-Gate Technology
 - Endurance : 100K Program/Erase Cycles
- 44(40) - Lead TSOP Type II (400mil / 0.8 mm pitch)

GENERAL DESCRIPTION



The KM29N040 is a 512Kx8bit NAND Flash Memory. Its NAND cell structure provides the most cost-effective solution for Digital Audio Recording. A Program operation programs a 32-byte frame in typically 500 μ s and an Erase operation erase a 4K-byte block in typically 6ms. Data in a frame can be read out at a burst cycle rate of 120ns/byte. The I/O pins serve as the ports for address and data input/output as well as for command inputs. The on-chip write controller automates the Program and Erase operations, including Program or Erase pulse repetition, where required, and performs internal verification of cell data.

The KM29N040 is an optimum solution for flash memory application that do not require the high performance levels or capacity of larger density flash memories. These application include data storage in digital Telephone Answering Devices(TAD) and other consumer applications that require voice data storage.

PIN CONFIGURATION**44(40) TSOP (II)****PIN DESCRIPTION**

Pin Name	Pin Function
I/O ₀ ~ I/O ₇	Data Inputs/Outputs
CLE	Command Latch Enable
ALE	Address Latch Enable
$\overline{CE}$	Chip Enable
$\overline{RE}$	Read Enable
$\overline{WE}$	Write Enable
$\overline{WP}$	Write Protect
GND	Ground Input
R/B	Ready/Busy output
Vcc	Power
Vss	Ground
N.C	No Connection

NOTE : Connect all Vcc and Vss pins of each device to common power supply outputs.
Do not leave Vcc, Vss or GND inputs disconnected.

KM29N040T, KM29N040IT**FLASH MEMORY****Figure 1. FUNCTIONAL BLOCK DIAGRAM****Figure 2. ARRAY ORGANIZATION**

	I/O0	I/O1	I/O2	I/O3	I/O4	I/O5	I/O6	I/O7	Column Address (A0-A4) Frame Address (A5-A6)
1st Cycle	A0	A1	A2	A3	A4	A5	A6	A7	
2nd Cycle	A8	A9	A10	A11	A12	A13	A14	A15	Row Address (A7-A11)
3rd Cycle	A16	A17	A18	X*	(1)X*	X*	*X	*X	Block Address (A12-A18)

NOTE : *(1) : X can be V_{IL} or V_{IH}

KM29N040T, KM29N040IT**FLASH MEMORY****PRODUCT INTRODUCTION**

The KM29N040 is a 4M bit memory organized as 4096 rows by 1024 columns. A 256-bit data register is connected to memory cell arrays accommodating data transfer between the registers and the cell array during frame read and frame program operations. The memory array is composed of unit NAND structures in which 8 cells are connected serially.

Each of the 8 cells reside in a different row. A block consists of the 32 rows, totaling 4096 NAND structures of 8bits each. The array organization is shown in Figure 2. The program and read operations are executed on a frame basis, while the erase operation is executed on a block basis. The memory array consists of 128 separately erasable 4K-byte blocks.

The KM29N040 has addresses multiplexed into 8 I/O pins. This scheme not only reduces pin count but allows systems upgrades to higher density flash memories by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing $\overline{WE}$ to low while $\overline{CE}$ is low. Data is latched on the rising edge of $\overline{WE}$. Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. All commands require one bus cycle except for Block Erase command which requires two cycles. For byte-level addressing, the 512K byte physical space requires a 19-bit address, low row address and high row address. Frame Read and frame Program require the same three address cycles following by a command input. In the Block Erase operation, however, only the two row address cycles are required. Device operations are selected by writing specific commands into the command register. Table 1 defines the specific commands of the KM29N040.

Table 1. COMMAND SETS

Function	1st. Cycle	2nd. Cycle	Acceptable Command during Busy
Read	00h	-	
Reset	FFh	-	O
Frame Program	80h	10h	
Block Erase	60h	D0h	
Status read	70h	-	O
Read ID	90h	-	

KM29N040T, KM29N040IT**FLASH MEMORY**

PIN DESCRIPTION**Command Latch Enable(CLE)**

The CLE input controls the path activation for commands sent to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the $\overline{WE}$ signal.

Address Latch Enable(ALE)

The ALE input controls the path activation for address and input data to the internal address/data register. Addresses are latched on the rising edge of $\overline{WE}$ with ALE high, and input data is latched when ALE is low.

Chip Enable($\overline{CE}$)

The $\overline{CE}$ input is the device selection control. When $\overline{CE}$ goes high during a read operation the device is returned to standby mode. However, when the device is in the busy state during program or erase, $\overline{CE}$ high is ignored, and does not return the device to standby mode.

Write Enable($\overline{WE}$)

The $\overline{WE}$ input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the $\overline{WE}$ pulse.

Read Enable($\overline{RE}$)

The $\overline{RE}$ input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid t_{REA} after the falling edge of $\overline{RE}$ which also increments the internal column address counter by one.

I/O Port : I/O₀ ~ I/O₇

The I/O pins are used to input command, address and data, and to output data during read operations. The I/O pins float to high- $\bar{z}$ when the chip is deselected or when the outputs are disabled.

Write Protect($\overline{WP}$)

The $\overline{WP}$ pin provides inadvertent write/erase protection during power transitions. The internal high voltage generator is reset when the $\overline{WP}$ pin is active low.

Ready/Busy($R/\overline{B}$)

The $R/\overline{B}$ output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is in process and returns to high state upon completion. It is an open drain output and does not float to high- $\bar{z}$ condition when the chip is deselected or when outputs are disabled.

KM29N040T, KM29N040IT**FLASH MEMORY****ABSOLUTE MAXIMUM RATINGS**

Parameter		Symbol	Rating	Unit
Voltage on any pin relative to V _{ss}		V _{IN}	-0.6 to +7.0	V
Temperature Under Bias	KM29N040T	T _{BIAS}	-10 to +125	°C
	KM29N040IT		-40 to +125	
Storage Temperature		T _{STG}	-65 to +150	°C
Short Circuit Output Current		I _{OS}	5	mA

NOTE:

1. Minimum DC voltage is -0.3V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <20ns.
Maximum DC voltage on input/output pins is V_{CC}+0.3V which, during transitions, may overshoot to V_{CC}+2.0V for periods <20ns.
2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

(Voltage reference to GND, KM29N040T:TA=0 to 70°C, KM29N040IT:TA=-40 to 85°C)

Parameter	Symbol	Min	Typ.	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions otherwise noted.)

Parameter		Symbol	Test Conditions	Min	Typ	Max	Unit
Operating Current	Burst Read Cycle	I _{CC1}	t _{cycle} =120ns, $\overline{CE}=V_{IL}$, I _{OUT} =0mA	-	10	20	mA
	Command, Address Input	I _{CC3}	t _{cycle} =120ns	-	10	20	
	Data Input	I _{CC4}	t _{cycle} =120ns	-	10	20	
	Program	I _{CC5}	-	-	10	20	
	Erase	I _{CC6}	-	-	10	20	
Stand-by Current(TTL)		I _{SB1}	$\overline{CE}=V_{IH}$, $\overline{WP}=0V/V_{CC}$	-	-	1	μA
Stand-by Current(CMOS)		I _{SB2}	$\overline{CE}=V_{CC}-0.2$, $\overline{WP}=0V/V_{CC}$	-	10	50	
Input Leakage Current		I _{LI}	V _{IN} =0 to 5.5V	-	-	±10	
Output Leakage Current		I _{LO}	V _{OUT} =0 to 5.5V	-	-	±10	
Input High Voltage, All inputs		V _{IH}	-	2.4	-	V _{CC} +0.5	V
Input Low Voltage, All inputs		V _{IL}	-	-0.3	-	0.8	
Output High Voltage Level		V _{OH}	I _{OH} =-400μA	2.4	-	-	
Output Low Voltage Level		V _{OL}	I _{OL} =2.1mA	-	-	0.4	
Output Low Current(R/ $\overline{B}$)		I _{OL} (R/ $\overline{B}$)	V _{OL} =0.4V	8	10	-	mA

KM29N040T, KM29N040IT**FLASH MEMORY****VALID BLOCK**

Parameter	Symbol	Min	Typ.	Max	Unit
Valid Block Number	NvB	125	-	128	Block

NOTE :

1. The KM29N040 may or may not include bad blocks. Bad blocks are defined as blocks that contain one or more bad bits. Do not try to access these bad blocks for program and erase. The Minimum valid blocks are guaranteed for 10 years data retention or 1M program erase cycling. (Refer to the attached technical notes)
2. The 1st block, which is placed on 00h block address, is guaranteed to be a good block.

AC TEST CONDITION

(KM29N040T:TA=0 to 70°C, KM29N040IT:TA=-40 to 85°C, VCC=5V±10% unless otherwise noted)

Parameter	Value
Input Pulse Levels	0.4V to 2.6V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	0.8V and 2.0V
Output Load	1 TTL GATE and CL=100pF

CAPACITANCE (TA=25°C, VCC= 5V, f=1.0MHz)

Item	Symbol	Test Condition	Min	Max	Unit
Input / Output Capacitance	C _{I/O}	V _{IL} =0V	-	10	pF
Input Capacitance	C _{IN}	V _{IN} =0V	-	10	pF

NOTE: Capacitance is periodically sampled and not 100% tested.**MODE SELECTION**

CLE	ALE	CE	WE	RE	WP	Mode	
H	L	L		H	X	Read Mode	Command Input
L	H	L		H	X		Address Input(3clock)
H	L	L		H	H	Write Mode	Command Input
L	H	L		H	H		Address Input(3clock)
L	L	L		H	H	Data Input	
L	L	L	H		X	Sequential Read & Data Output	
L	L	L	H	H	X	During Read(Busy)	
X	X	X	X	X	H	During Program(Busy)	
X	X	X	X	X	H	During Erase(Busy)	
X	X ⁽¹⁾	X	X	X	L	Write Protect	
X	X	H	X	X	0V/V _{CC} ⁽²⁾	Stand-by	

NOTE : 1. X can be V_{IL} or V_{IH}

2. WP should be biased to CMOS high or CMOS low for standby.

Program/Erase Characteristics

Parameter	Symbol	Min	Typ	Max	Unit
Program Time	t _{PROG}	-	0.5	1	ms
Number of Partial Program Cycles in the Same Frame	Nop	-	-	10	cycles
Block Erase Time	t _{BERS}	-	6	10	ms

KM29N040T, KM29N040IT**FLASH MEMORY****AC Timing Characteristics for Command / Address / Data Input**

Parameter	Symbol	Min	Max	Unit
CLE Set-up Time	tCLS	50	-	ns
CLE Hold Time	tCLH	50	-	ns
$\overline{\text{CE}}$ Setup Time	tCS	50	-	ns
$\overline{\text{CE}}$ Hold Time	tCH	50	-	ns
WE Pulse Width	tWP	60	-	ns
ALE Setup Time	tALS	50	-	ns
ALE Hold Time	tALH	50	-	ns
Data Set-up Time	tDS	40	-	ns
Data Hold Time	tDH	20	-	ns
Write Cycle Time	tWC	120	-	ns
$\overline{\text{WE}}$ High Hold Time	tWH	40	-	ns

AC Characteristics for Operation

Parameter	Symbol	Min	Max	Unit
Data Transfer from Cell to Register	tr	-	15	μs
ALE to $\overline{\text{RE}}$ Delay	tAR	250	-	ns
$\overline{\text{CE}}$ low to $\overline{\text{RE}}$ low (ID read)	tCR	250	-	ns
Ready to $\overline{\text{RE}}$ Low	trR	100	-	ns
$\overline{\text{RE}}$ Pulse Width	trP	60	-	ns
$\overline{\text{WE}}$ High to Busy	tWB	-	200	ns
Read Cycle Time	trC	120	-	ns
$\overline{\text{RE}}$ Access Time	tREA	-	50	ns
$\overline{\text{RE}}$ High to Output Hi-Z	trHZ	0	30	ns
$\overline{\text{CE}}$ High to Output Hi-Z	tCHZ	-	50	ns
$\overline{\text{RE}}$ High Hold Time	trEH	40	-	ns
Output Hi-Z to $\overline{\text{RE}}$ Low	tIR	0	-	ns
$\overline{\text{CE}}$ High to Ready(in case of interception by $\overline{\text{CE}}$ at read) ⁽¹⁾	tCRY	-	$100 + tr(R/\overline{\text{B}})^{(2)}$	ns
$\overline{\text{RE}}$ Low to Status Output	trSTO	-	60	ns
$\overline{\text{CE}}$ Low to Status Output	tCSTO	-	70	ns
$\overline{\text{WE}}$ High to $\overline{\text{RE}}$ Low	tWHR	50	-	ns
$\overline{\text{RE}}$ access time(Read ID)	tWHRID	100	-	ns
Device Resetting Time (Read/Program/Erase)	trST	-	5/10/500	μs

NOTE : 1. If $\overline{\text{CE}}$ goes high within 50ns after the third address input, R/ $\overline{\text{B}}$ will not return to Vol.

2. The time to Ready depends on the value of the pull-up resistor tied R/ $\overline{\text{B}}$ pin.

KM29N040 Technical Notes**INVALID BLOCKS**

The KM29N040 Flash device may or may not contain up to 3 invalid blocks. Invalid blocks are defined as blocks that contain one or more invalid bits. Typically, an invalid block will contain a single bad bit. Devices with invalid block(s) have the same quality levels as devices with all valid blocks and have the same AC and DC characteristics. An invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the invalid block(s) via address mapping. The 1st block of the KM29N040, however, is fully guaranteed to be a good block.

Identifying Invalid Block(s) in the KM29N040

All device locations are erased(FFh) prior to shipping. Device with invalid Block(s) will be randomly written with 00h data within the first or second page in the invalid Block(s). This page may or may not contain the invalid cell(s). The 00h data just marks the block(s) that contains the invalid cell(s). A system that can utilize these devices must be able to recognize invalid block(s) via the following suggested flow chart (Figure 1).




Figure 1. Flow chart to create invalid block table.

KM29N040T, KM29N040IT**FLASH MEMORY****KM29N040 Technical Notes(Continued)****Error in program or erase operation**

The device may fail during a program or erase operation.

The following possible failure modes should be considered when implementing a highly reliable system.


Failure Mode		Detection and Countermeasure sequence
Block	Erase Failure	Read after Erase --> Block Replacement
Frame	Program Failure	Status Read after Program --> Block Replacement
Single Bit	Program Failure ("1" --> "0")	Block Verify after Program --> Retry or ECC

ECC



: Error Correcting Code --> Hamming Code etc.
Example) 1bit correction & 2bit detection



Block Replacement


During Program operation ;

**During Erase operation ;**


When the error occurs after an erase operation, prevent future accesses to this bad block (again by creating a table within the system or other appropriate scheme.)



KM29N040T, KM29N040IT**FLASH MEMORY***** Command Latch Cycle***** Address Latch Cycle**


KM29N040T, KM29N040IT**FLASH MEMORY***** Input Data Latch Cycle***** Burst Read Cycle After Frame Access (CLE=L, $\overline{\text{WE}}$ =H, ALE=L)**

KM29N040T, KM29N040IT**FLASH MEMORY***** Status Read Cycle**

NOTES : Transition is measured $\pm 200\text{mV}$ from steady state voltage with load.
This parameter is sampled and not 100% tested.

READ OPERATION (READ ONE FRAME)


KM29N040T, KM29N040IT**FLASH MEMORY****READ OPERATION (INTERCEPTED BY $\overline{\text{CE}}$)****PROGRAM OPERATION**

KM29N040T, KM29N040IT**FLASH MEMORY****BLOCK ERASE OPERATION**

KM29N040T, KM29N040IT**FLASH MEMORY****DEVICE OPERATION****FRAME READ**

Upon initial device power up or after execution of Reset(FFh) command, the device defaults to Read mode. This operation is also initiated by writing 00H to the command register along with three address cycles. The three cycle address input must be given for access to each new frame.

The read mode is enabled when the frame address is changed. 32 bytes of data within the selected frame are transferred to the data registers in less than $15\mu\text{s}(t_R)$. The CPU can detect the completion of this data transfer(t_R) by analyzing the output of $R/\bar{B}$ pin. Once the data in a frame is loaded into the registers, they may be read out in 120ns cycle time by sequentially pulsing $\bar{R}\bar{E}$ with $\bar{C}\bar{E}$ staying low. High to low transitions of the $\bar{R}\bar{E}$ clock output the data starting from the selected column address up to the last column address within the frame(column 32).

Figure 3. Read Operation


KM29N040T, KM29N040IT

FLASH MEMORY

DATA PROTECTION

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever V_{CC} is below about 2V. $\overline{WP}$ pin provides hardware protection and is recommended to be kept at V_{IL} during power-up and power-down as shown in Figure 8. The two step command sequence for program/erase provides additional software protection.

Figure 8. AC Waveforms for Power Transition



READ ID

The device contains a product identification mode, initiated by writing 90H to the command register, followed by an address input of 00H. Two read cycles sequentially output the manufacture code(ECH), and the device code (Note*). The command register remains in Read ID mode until further commands are issued to it. Figure 9 shows the operation sequence.

Figure 9. Read ID Operation

Note* : KM29V040 : A4H
KM29N040 : A4H
KM29W040 : A4H

