


PM50RSE120FLAT-BASE TYPE
INSULATED PACKAGE**PM50RSE120****FEATURE**


- a) Adopting new 4th generation planar IGBT chip, which performance is improved by $1\mu\text{m}$ fine rule process.
- b) Using new Diode which is designed to get soft reverse recovery characteristics.
- 3φ 50A, 1200V Current-sense IGBT for 15kHz switching
- 15A, 1200V Current-sense regenerative brake IGBT
- Monolithic gate drive & protection logic
- Detection, protection & status indication circuits for over-current, short-circuit, over-temperature & under-voltage
- Acoustic noise-less 5.5/7.5kW class inverter application
- UL Recognized Yellow Card No.E80276(N)
File No.E80271

APPLICATION

General purpose inverter, servo drives and other motor controls

PACKAGE OUTLINES**Dimensions in mm**

INTERNAL FUNCTIONS BLOCK DIAGRAM

MAXIMUM RATINGS ($T_j = 25^\circ\text{C}$, unless otherwise noted)

INVERTER PART

Symbol	Parameter	Condition	Ratings	Unit
VCES	Collector-Emitter Voltage	$VD = 15\text{V}$, $VCIN = 15\text{V}$	1200	V
$\pm IC$	Collector Current	$T_c = 25^\circ\text{C}$	50	A
$\pm ICP$	Collector Current (Peak)	$T_c = 25^\circ\text{C}$	100	A
Pc	Collector Dissipation	$T_c = 25^\circ\text{C}$	328	W
T_j	Junction Temperature		-20 ~ +150	$^\circ\text{C}$

BRAKE PART


Symbol	Parameter	Condition	Ratings	Unit
VCES	Collector-Emitter Voltage	$VD = 15\text{V}$, $VCIN = 15\text{V}$	1200	V
IC	Collector Current	$T_c = 25^\circ\text{C}$	15	A
ICP	Collector Current (Peak)	$T_c = 25^\circ\text{C}$	30	A
Pc	Collector Dissipation	$T_c = 25^\circ\text{C}$	201	W
VR(DC)	FWDi Rated DC Reverse Voltage	$T_c = 25^\circ\text{C}$	1200	V
IF	FWDi Forward Current	$T_c = 25^\circ\text{C}$	15	A
T_j	Junction Temperature		-20 ~ +150	$^\circ\text{C}$

CONTROL PART

Symbol	Parameter	Condition	Ratings	Unit
Vd	Supply Voltage	Applied between : $V_{UPC}-V_{UPC}$ $V_{VP1}-V_{VPC}$, $V_{WP1}-V_{WPC}$, $V_{N1}-V_{NC}$	20	V
VCIN	Input Voltage	Applied between : $U_{UPC}-V_{UPC}$, $V_{VP1}-V_{VPC}$ $W_{WP1}-V_{WPC}$, $U_{N1}-V_{N1}-W_{N1}-B_{NC}$	20	V
VFO	Fault Output Supply Voltage	Applied between : $Fo-V_{NC}$	20	V
IFO	Fault Output Current	Sink current at Fo terminal	20	mA

PM50RSE120FLAT-BASE TYPE
INSULATED PACKAGE**TOTAL SYSTEM**

Symbol	Parameter	Condition	Ratings	Unit
VCC(prot)	Supply Voltage Protected by OC & SC	VD = 13.5 ~ 16.5V, Inverter Part, T _j = 125°C Start	800	V
VCC(surge)	Supply Voltage (Surge)	Applied between : P-N, Surge value or without switching	1000	V
T _c	Module Case Operating Temperature	(Note-1)	-20 ~ +100	°C
T _{stg}	Storage Temperature		-40 ~ +125	°C
V _{iso}	Isolation Voltage	60Hz, Sinusoidal Charged part to Base, AC 1 min.	2500	V _{rms}

(Note-1) T_c measurement point is as shown below. (Base plate depth 3mm)**THERMAL RESISTANCES**

Symbol	Parameter	Test Condition	Limits			Unit
			Min.	Typ.	Max.	
R _{th(j-c)Q}	Junction to case Thermal Resistances	Inverter IGBT part (per 1 element), (Note-1)	—	—	0.38	°C/W
R _{th(j-c)F}		Inverter FWDi part (per 1 element), (Note-1)	—	—	0.70	
R _{th(j-c)Q}		Brake IGBT part (Note-1)	—	—	0.62	
R _{th(j-c)F}		Brake FWDi part (Note-1)	—	—	1.33	
R _{th(j-c)Q}		Inverter IGBT part (per 1 element), (Note-2)	—	—	0.23	
R _{th(j-c)F}		Inverter FWDi part (per 1 element), (Note-2)	—	—	0.36	
R _{th(j-c)Q}		Brake IGBT part (Note-2)	—	—	0.40	
R _{th(j-c)F}		Brake FWDi part (Note-2)	—	—	0.77	
R _{th(c-f)}	Contact Thermal Resistance	Case to fin, Thermal grease applied (per 1 module)	—	—	0.027	

(Note-2) T_c measurement point is just under the chips.If you use this value, R_{th(f-a)} should be measured just under the chips.**ELECTRICAL CHARACTERISTICS (T_j = 25°C, unless otherwise noted)****INVERTER PART**

Symbol	Parameter	Test Condition	Limits			Unit
			Min.	Typ.	Max.	
V _{CE(sat)}	Collector-Emitter Saturation Voltage	VD = 15V, I _c = 50A	—	2.4	3.2	V
		VCIN = 0V, Pulsed (Fig. 1)	—	2.1	2.8	
V _{EC}	FWDi Forward Voltage	-I _c = 50A, VD = 15V, VCIN = 15V (Fig. 2)	—	2.5	3.5	V
t _{on} t _{rr} t _{c(on)} t _{off} t _{c(off)}	Switching Time	VD = 15V, VCIN = 15V → 0V VCC = 600V, I _c = 50A T _j = 125°C Inductive Load (upper and lower arm) (Fig. 3)	0.5	1.0	2.5	μs
			—	0.15	0.3	
			—	0.4	1.0	
			—	2.5	3.5	
			—	0.7	1.2	
I _{CES}	Collector-Emitter Cutoff Current	V _{CE} = V _{CES} , VCIN = 15V (Fig. 4)	T _j = 25°C	—	1	mA
			T _j = 125°C	—	10	

Jul. 2005

PM50RSE120FLAT-BASE TYPE
INSULATED PACKAGE**BRAKE PART**

Symbol	Parameter	Test Condition	Limits			Unit	
			Min.	Typ.	Max.		
VCE(sat)	Collector-Emitter Saturation Voltage	VD = 15V, IC = 15A VCIN = 0V, Pulsed (Fig. 1)	T _j = 25°C T _j = 125°C	— —	2.5 2.2	3.3 3.2	V
VFM	FWDi Forward Voltage	IF = 15A	(Fig. 2)	—	2.5	3.5	
ICES	Collector-Emitter Cutoff Current	VCE = VCES, VCIN = 15V (Fig. 4)	T _j = 25°C T _j = 125°C	— —	— —	1 10	mA

www.DataSheet4U.com

CONTROL PART

Symbol	Parameter	Test Condition	Limits			Unit	
			Min.	Typ.	Max.		
ID	Circuit Current	VD = 15V, VCIN = 15V	VN1-VNC VXP1-VXPC	— —	44 13	60 18	mA
		Applied between : UP-VUPC, VP-VVPC, WP-VWPC UN • VN • WN • Br-VNC		1.2 1.7	1.5 2.0	1.8 2.3	
Vth(on)	Input ON Threshold Voltage		Inverter part VD = 15V (Fig. 5,6)	T _j = 25°C T _j = 125°C	93 59	157 —	A
			Break part —20 ≤ T _j ≤ 125°C, VD = 15V (Fig. 5,6)		22	—	
OC	Over Current Trip Level	—20 ≤ T _j ≤ 125°C, VD = 15V (Fig. 5,6)	Inverter part	—	183	—	A
			Brake part	—	95	—	
SC	Short Circuit Trip Level	—20 ≤ T _j ≤ 125°C, VD = 15V (Fig. 5,6)	Inverter part	—	183	—	A
t _{off} (OC)	Over Current Delay Time	VD = 15V (Fig. 5,6)	Brake part	—	95	—	A
OT	Over Temperature Protection	Base-plate Temperature detection, VD = 15V	Trip level	111	118	125	°C
			Reset level	—	100	—	
UV	Supply Circuit Under-Voltage Protection	—20 ≤ T _j ≤ 125°C	Trip level	11.5	12.0	12.5	V
			Reset level	—	12.5	—	
I _{FO(H)}	Fault Output Current	VD = 15V, V _{FO} = 15V (Note-3)	—	—	0.01	—	mA
I _{FO(L)}			—	10	15	—	mA
t _{FO}	Minimum Fault Output Pulse Width	VD = 15V (Note-3)	1.0	1.8	—	ms	

(Note-3) Fault output is given only when the internal OC, SC, OT & UV protection.

Fault output of OT protection operate by lower arm.

Fault output of OC, SC protection given pulse.

Fault output of OT, UV protection given pulse while over level.

MECHANICAL RATINGS AND CHARACTERISTICS

Symbol	Parameter	Test Condition	Limits			Unit
			Min.	Typ.	Max.	
—	Mounting torque	Main terminal screw : M5	2.5	3.0	3.5	N • m
—	Mounting torque	Mounting part screw : M5	2.5	3.0	3.5	N • m
—	Weight	—	—	560	—	g

RECOMMENDED CONDITIONS FOR USE

Symbol	Parameter	Test Condition	Recommended value	Unit
VCC	Supply Voltage	Applied across P-N terminals	≤ 800	V
VD	Control Supply Voltage	Applied between : VUP1-VUPC, VVP1-VVPC VWP1-VWPC, VN1-VNC (Note-4)	15 ± 1.5	V
VCIN(on)	Input ON Voltage	Applied between : UP-VUPC, VP-VVPC, WP-VWPC UN • VN • WN • Br-VNC	≤ 0.8	V
VCIN(off)	Input OFF Voltage		≥ 4.0	
fPWM	PWM Input Frequency	Using Application Circuit input signal of IPM, 3φ sinusoidal PWM VVVF inverter (Fig. 8)	≤ 20	kHz
tdead	Arm Shoot-through Blocking Time	For IPM's each input signals (Fig. 7)	≥ 3.0	μs



(Note-4) Allowable Ripple rating of Control Voltage : dv/dt ≤ ±5V/μs, 2Vp-p

Jul. 2005




PRECAUTIONS FOR TESTING

1. Before applying any control supply voltage (V_D), the input terminals should be pulled up by resistors, etc. to their corresponding supply voltage and each input signal should be kept off state.
After this, the specified ON and OFF level setting for each input signal should be done.
2. When performing "OC" and "SC" tests, the turn-off surge voltage spike at the corresponding protection operation should not be allowed to rise above $V_{CE(SAT)}$ rating of the device.
(These test should not be done by using a curve tracer or its equivalent.)

Fig. 1 $V_{CE(SAT)}$ TestFig. 2 V_{EC} , (V_{FM}) Test

a) Lower Arm Switching



b) Upper Arm Switching





Fig. 3 Switching time Test circuit and waveform



Fig. 4 I_{CES} Test

Fig. 5 OC and SC Test




Fig. 6 OC and SC Test waveform




Fig. 7 Dead time measurement point example

Jul. 2005















Fig. 8 Application Example Circuit




NOTES FOR STABLE AND SAFE OPERATION :

- Design the PCB pattern to minimize wiring length between opto-coupler and IPM's input terminal, and also to minimize the stray capacity between the input and output wirings of opto-coupler.
- Quick opto-couplers: TPLH, TPLH $\leq 0.8\mu s$. Use High CMR type. The line between opto-coupler and intelligent module should be shortened as much as possible to minimize the floating capacitance.
- Slow switching opto-coupler: recommend to use at CTR = 100 ~ 200%, Input current = 8 ~ 10mA, to work in active.
- Use 4 isolated control power supplies (V_D). Also, care should be taken to minimize the instantaneous voltage charge of the power supply.
- Make inductance of DC bus line as small as possible, and minimize surge voltage using snubber capacitor between P and N terminal.
- Use line noise filter capacitor (ex. 4.7nF) between each input AC line and ground to reject common-mode noise from AC line and improve noise immunity of the system.

Jul. 2005

PERFORMANCE CURVES (Inverter Part)OUTPUT CHARACTERISTICS
(TYPICAL)COLLECTOR-EMITTER SATURATION VOLTAGE (VS. I_c) CHARACTERISTICS
(TYPICAL)COLLECTOR-EMITTER SATURATION VOLTAGE (VS. V_D) CHARACTERISTICS
(TYPICAL)SWITCHING TIME CHARACTERISTICS
(TYPICAL)SWITCHING TIME CHARACTERISTICS
(TYPICAL)SWITCHING LOSS CHARACTERISTICS
(TYPICAL)



PERFORMANCE CURVES (Brake Part)**COLLECTOR-EMITTER SATURATION VOLTAGE (VS. I_C) CHARACTERISTICS (TYPICAL)****DIODE FORWARD CHARACTERISTICS (TYPICAL)**