

SPMC75F2413A

16-bit MCU with Two Channels Motor Controller

Feb. 16, 2006

Version 1.1

Sunplus Innovation Technology reserves the right to change this documentation without prior notice. Information provided by Sunplus Innovation Technology is believed to be accurate and reliable. However, Sunplus Innovation Technology makes no warranty for any errors which may appear in this document. Contact Sunplus Innovation Technology to obtain the latest version of device specifications before placing your order. No responsibility is assumed by Sunplus Innovation Technology for any infringement of patent or other rights of third parties which may result from its use. In addition, SunplusIT products are not authorized for use as critical components in life support devices/ systems or aviation devices/systems, where a malfunction or failure of the support devices/ systems written approval of SunplusIT.



Table of Contents

PAGE

1.	GEN	IERAL DESCRIPTION	7
2.	FEA	TURES	7
3.	BLC	DCK DIAGRAM	8
4.	SIG	NAL DESCRIPTIONS	9
	4.1.	PIN DESCRIPTIONS	9
		4.1.1. 80-Pin QFP/ 64-Pin QFP package signals description	9
	4.2.	PIN ASSIGNMENT	11
		4.2.1. 80-Pin QFP Package	11
		4.2.2. 64-Pin QFP Package	. 12
5.	FUN	ICTIONAL DESCRIPTIONS	. 13
	5.1.	CPU Core	. 13
	5.2.	MEMORY ORGANIZATION	. 13
		5.2.1. Memory Map	. 13
		5.2.2. Flash Organization and Control	. 14
		5.2.3. SRAM	. 18
		5.2.4. Reset and Interrupt Vectors	. 18
	5.3.	CLOCK GENERATION MODULE (CGM)	. 32
		5.3.1. Crystal Oscillator	. 32
		5.3.2. Phase-lock Loop (PLL)	. 32
		5.3.3. External clock	. 32
		5.3.4. Clock Monitoring	. 32
		5.3.5. RC Oscillator	. 34
	5.4.	Power Saving Modes	. 34
		5.4.1. Wake-up Sources	. 35
	5.5.	INTERRUPT	. 37
		5.5.1. Interrupt Source	. 37
		5.5.2. Interrupt procedure	. 39
	5.6.	RESET MANAGEMENT	.42
		5.6.1. Power on reset (POR)	
		5.6.2. External reset	42
		5.6.3. Low voltage reset (LVR)	43
		5.6.4. Watchdog timer reset (WDTR)	
		5.6.5. Illegal address reset (IAR)	
		5.6.6. Illegal instruction reset (IIR)	
		GENERAL PURPOSE I/O PORTS (GPIO)	
		TIMER/PWM MODULE (TPM)	
	5.9.	PDC TIMER 0 AND 1	
		5.9.1. Module Introduction	
		5.9.2. PDC Timer Counting Operation	
		5.9.3. Phase Counting Mode Operation	
		5.9.4. Position Detection Change (PDC) Mode Operation	.77



	5.10.TPM TIMER 2 MODULE	80
	5.10.1. Introduction	80
	5.10.2. TPM Timer 2 Counting Operation	81
	5.11. MCP TIMER 3 AND 4 MODULE	95
	5.11.1.Introduction	
	5.11.2.MCP Timer 3 and 4 Counting Operation	97
	5.12.Compare Match Timer	119
	5.13. TIME BASE MODULE	121
	5.14.Serial Communication Interface	122
	5.14.1. SPI (Standard Peripheral Interface)	122
	5.14.2. SPI Operation	123
	5.14.3. UART (Universal Asynchronous Receiver/Transceiver)	127
	5.14.4. UART Operation	127
	5.15.ANALOG-TO-DIGITAL CONVERTER (ADC)	132
	5.16.WATCHDOG TIMER (WDT)	137
6.	6. ELECTRICAL SPECIFICATIONS	140
	6.1. ABSOLUTE MAXIMUM RATINGS	140
	6.2. DC CHARACTERISTICS (VDD = 4.5~5.5V, T _A = -40~85°C)	140
	6.3. AC CHARACTERISTICS (VDD = 4.5~5.5V, T _A = -40~85°C)	140
	6.4. ANALOG INTERFACE ELECTRICAL CHARACTERISTICS (VDD = 5.0V, T _A = -40°C~85°C)	141
7.	7. SPMC75F2413A EVM BOARD V1.1 SCHEMATIC	
8.	3. PACKAGE/PAD LOCATIONS	145
	8.1. PACKAGE INFORMATION	145
	8.1.1. 80 PIN QFP	145
	8.1.2. 64 PIN QFP	146
	8.2. Ordering Information	146
	8.3. STORAGE CONDITION AND PERIOD FOR PACKAGE	147
	8.4. RECOMMENDED SMT TEMPERATURE PROFILE	
9.). DISCLAIMER	
10	0. REVISION HISTORY	



Figures

PAGE

Figure 3-1 SPMC75F2413A function block diagram	Q
Figure 4-1 SPMC75F2413A QFP80 package	
Figure 4-2 SPMC75F2413A QFP64 package	
Figure 5-1 Memory allocation	
Figure 5-2 Structure of Information block	
Figure 5-2 Structure of finite information block	
Figure 5-5 Pageo and name of hash	
Figure 5-5 The crystal circuit connection Figure 5-6 PLL and external clock block diagram	
Figure 5-7 The external clock from oscillator connection	
Figure 5-8 Clock Fail timing Figure 5-9 Wait mode timing	
Figure 5-10 Standby mode timing	
Figure 5-11 Interrupt procedure timing	
Figure 5-12 Stack memory operation with interrupt procedure	
Figure 5-13 External reset circuit	
Figure 5-14 Power-on reset, external reset and power-up timer timing	
Figure 5-15 Low voltage reset timing	
Figure 5-16 Watchdog timer reset timing	
Figure 5-17 Illegal address reset timing	
Figure 5-18 Illegal instruction reset timing	
Figure 5-19 IO structure diagram	
Figure 5-20 GPIO input/output timing	
Figure 5-21 Keychange timing	
Figure 5-22 PDC timers block diagram	
Figure 5-23 Continuous up counting example (CCLS = 111'b, CKEGS = 00'b, TMRPS = 000'b)	
Figure 5-24 shows the normal continuous up counting mode for edge-aligned PWM generation of timer 0	
Figure 5-25 Edge-Aligned mode PWM	
Figure 5-26 Example programming flowchart of PWM compare match output operation	
Figure 5-27 TMR0 edge aligned PWM	
Figure 5-28 Timer mode output timing	
Figure 5-29 Continuous up/down counting example (CCLS = 111'b, CKEGS = 00'b, TMRPS = 000'b)	63
Figure 5-30 Center-aligned mode PWM	
Figure 5-31 TMR0 center aligned PWM	
Figure 5-32 input capture signal connected to TIO0A	
Figure 5-33 Example programming flowchart of input capture operation	
Figure 5-34 Capture input signal width and cycle	
Figure 5-35 phase counting mode 1	
Figure 5-36 phase counting mode 2	
Figure 5-37 phase counting mode 3	
Figure 5-38 phase counting mode 4	
Figure 5-39 Example programming flowchart of phase counting operation	
Figure 5-40 Example programming flowchart of PDC operation	
Figure 5-41 Position detection with noise filter	
Figure 5-42 TPM timer 2 block diagram	
Figure 5-43 Continuous up counting example (CCLS = 111'b, CKEGS = 00'b, TMRPS = 000'b)	82



Figure 5-44 Edge-Aligned mode PWM	82
Figure 5-45 Example programming flowchart of PWM compare match output operation	83
Figure 5-46 TMR2 edge aligned PWM	84
Figure 5-47 Timer mode output timing	85
Figure 5-48 Continuous up/down counting example (CCLS = 111'b, CKEGS = 00'b, TMRPS = 000'b)	86
Figure 5-49 Center-Aligned mode PWM	86
Figure 5-50 TMR2 center aligned PWM	87
Figure 5-51 input capture signal connected to TIO2A	88
Figure 5-52 Example programming flowchart of input capture operation	89
Figure 5-53 Capture input signal width and cycle	90
Figure 5-54 MCP timer 3 and 4 block diagram	95
Figure 5-55 Continuous up counting example (CCLS = 111'b, CKEGS = 00'b, TMRPS = 000'b)	97
Figure 5-56 Edge-Aligned mode PWM	98
Figure 5-57 Continuous up/down counting example (CCLS = 111'b, CKEGS = 00'b, TMRPS = 000'b)	98
Figure 5-58 Center-Aligned mode PWM	99
Figure 5-59 Example programming flowchart of PWM operation	106
Figure 5-60 PWM output timing with different duty mode selection	107
Figure 5-61 Output polarity timing	108
Figure 5-62 PWM Sync mode	109
Figure 5-63 shows the center-aligned complementary PWM with dead time inserted of timer 3	111
Figure 5-64 Active-low PWM mode of dead-time generation	111
Figure 5-65 Fault error timing	113
Figure 5-66 Output compare error	113
Figure 5-67 Oscillator stopped timing	114
Figure 5-68 Stop PWM output only when overload occurs	116
Figure 5-69 Stop all output when overload occurs	117
Figure 5-70 CMT timing	119
Figure 5-71 Timebase and buzzer output timing	121
Figure 5-72 Function block diagram of SPI interface	123
Figure 5-73 SPI mode timing, Master Mode	124
Figure 5-74 SPI mode timing, Slave Mode, SPIPHA = 0	125
Figure 5-75 UART block diagram	128
Figure 5-76 UART Data Format	128
Figure 5-77 Data Transmission Timing	128
Figure 5-78 Data sampling scheme	129
Figure 5-79 RX buffer full	129
Figure 5-80 Overrun error timing	130
Figure 5-81 Parity Error timing	130
Figure 5-82 Frame Error timing	130
Figure 5-83 ADC equivalent circuit for SPMC75F2413A	133
Figure 5-84 ADC timing diagram	133
Figure 5-85 AD conversion timing	135
Figure 5-86 Watchdog Timing Diagram	138
Figure 7-1 SPMC75F2413A EVM board circuit part I	142
Figure 7-2 SPMC75F2413A EVM board circuit part II	143
Figure 7-3 SPMC75F2413A EVM board circuit part III	144



Tables

PAGE

Table 5-1 Detailed Address Mapping	
Table 5-2 Command function and access flow	
Table 5-3 Flash/SRAM access table in normal and ICE mode	
Table 5-4 Interrupts vectors list	
Table 5-5 the relationship between mode and operation	
Table 5-6 Interrupt sources of each IRQ level	
Table 5-7 Reset source and effected modules	
Table 5-8 Open-drain Configuration	
Table 5-9 I/O Configuration	
Table 5-10 PDC timers specification	
Table 5-11 Input capture configuration settings and results	
Table 5-12 phase counting mode 1 relationship	
Table 5-13 phase counting mode 2 relationship	
Table 5-14 phase counting mode 3 relationship	
Table 5-15 phase counting mode 4 relationship	
Table 5-16 TPM Timer 2 Specification	
Table 5-17 input capture configuration settings and results	
Table 5-18 MCP timer 3 and 4 specification	
Table 5-19 Fault input and PWM output pins combinations	
Table 5-20 Overload protection interrupt when POLP = 1	
Table 5-21 Overload protection interrupt when POLP = 0	
Table 5-22 P_UART_BaudRate setup value at FCK = 24.0 MHz	
Table 5-23 WDT Time-out selections	



16-BIT MCU WITH TWO CHANNELS MOTOR CONTROLLER

1. GENERAL DESCRIPTION

The SPMC75F2413A, a 16-bit architecture product, carries the newest 16-bit microprocessor, $\mu' nSP^{TM}$ (pronounced as *micro-n*-SP), developed by Sunplus Innovation Technology. The high processing speed assures the $\mu' nSP^{TM}$ is capable of handling complex digital signal processes easily and rapidly. The memory capacity includes 32K-word flash memory plus a 2K-word working SRAM. Also, a 2-channel motor driver is incorporated which can drive two BLDC (Brushless DC) or AC induction motors simultaneously. Other features include PLL, 64 programmable multi-functional I/Os, UART, SPI, five 16-bit general-purpose timers, two compare match timers, low voltage reset, 8-ch 10-bit ADC input and many others. The device is suitable for home appliances with motors, such as air conditioners, washing machines, or refrigerators.

2. FEATURES

- SunplusIT 16-bit µ'nSP processor (ISA 1.2)
- Operating voltage:
 4.5V ~ 5.5V
- Operating speed: 12~24MHz
- Operating temperature: -40°C~85°C
- On-chip Memory
 - 32KW (32K*16) Flash
 - 2KW (2K*16) SRAM
- Clock for system operation
 - Crystal oscillator, On-chip PLL and external clock for clock generation
 - Monitoring for clock failed
- Power management
 - 2 power-down modes: Wait/Standby
 - Each peripheral can be powered down independently
- Up to 38 interrupt sources
- Up to 6 reset status flag
- Up to 64 GPIO pins

- Twelve 16-bit motor drive PWM outputs (MCP)
 - 2-channel motor drive PWM outputs (3-phase 6-pin complementary PWM outputs)
 - Center- or Edge-aligned PWM outputs
 - PWM overload protection with external OL1/OL2 input pins
 - Emergency PWM outputs shutdown with external fault protection pins
 - Programmable dead-time control
 - PWM service and fault interrupt generation
 - Capable of driving AC induction and BLDC motors
- Five 16-bit general-purpose timers (TPM)
 - Timer 0/1 each supports 3-channel Capture/Compare/PWM function
 - Timer 2 supports 2-channel Capture/Compare/PWM function
 - Timer 3/4 supports motor drive PWM function
- Two Compare Match Timers
- One Timebase timer
 - 10-bit analog-to-digital converter
 - 8 multiplexed input channels
 - 10µs (100kHz) conversion time
 - Support top reference voltage input
- Serial communication interface
 - UART
 - SPI
- Watchdog timer
- Embedded In-Circuit-Emulation Circuit



3. BLOCK DIAGRAM




Figure 3-1 SPMC75F2413A function block diagram





4. SIGNAL DESCRIPTIONS

4.1. Pin Descriptions

4.1.1. 80-Pin QFP/ 64-Pin QFP package signals description

	PIN	No	Туре	Description	
Mnemonic	QFP80	QFP64			
ICEN	1	1	I (PL)	ICE/Program or Normal mode control	
ICECLK	2	-	I/O	ICE serial clock input (3V IO)	
ICESDA	3	-	I/O	ICE serial address/data input/output (3V IO)	
IOD0/ICECLK	4	2	I/O	IOD0 or ICE serial clock input (for QFP64 package)	
IOD1/ICESDA	5	3	I/O	IOD1 or ICE serial address/data input/output (for QFP64 package)	
IOD2	6	4	I/O	IOD2	
RESETB	7	5	I (PH)	External reset	
IOD3	8	6	I/O	IOD3	
NC	9	-	-	No Connection	
NC	10	-	-	No Connection	
IOB0/TIO3F/W1N	11	7	I/O	IOB0 or TPM channel 3 input/output F or motor drive W1N phase output	
IOB1/TIO3E/V1N	12	8	I/O	IOB1 or TPM channel 3 input/output E or motor drive V1N phase output	
IOB2/TIO3D/U1N	13	9	I/O	IOB2 or TPM channel 3 input/output D or motor drive U1N phase output	
IOB3/TIO3C/W1	14	10	I/O	IOB3 or TPM channel 3 input/output C or motor drive W1 phase output	
IOB4/TIO3B/V1	15	11	I/O	IOB4 or TPM channel 3 input/output B or motor drive V1 phase output	
IOB5/TIO3A/U1	16	12	I/O	IOB5 or TPM channel 3 input/output A or motor drive U1 phase output	
IOB6/FTIN1	17	13	I/O	IOB6 or external fault protection input 1	
IOB7/OL1 18		14	I/O	IOB7 or overload protection input 1	
IOB8/TIO0C	19	15	I/O	IOB8 or TPM channel 0 input/output C	
IOB9/TIO0B	20	16	I/O	IOB9 or TPM channel 0 input/output B	
IOB10/TIO0A	21	17	I/O	IOB10 or TPM channel 0 input/output A	
IOB11/SCK	22	18	I/O	IOB11 or SPI clock input/output	
IOB12/SDI/RXD1	23	19	I/O	IOB12 or SPI data input or UART receive data input 1	
IOB13/SDO/TXD1	24	20	I/O	IOB13 or SPI data output or UART transmit data output 1	
IOB14	25	21	I/O	IOB14	
IOB15	26	22	I/O	IOB15	
IOD12	27	-	I/O	IOD12	
IOD13	28	-	I/O	IOD13	
IOD14	29	-	I/O	IOD14	
IOD15	30	-	I/O	IOD15	
IOA8	31	23	I/O	IOA8	
IOA9/TIO2A	32	24	I/O	IOA9 or TPM channel 2 input/output A	
IOA10/TIO2B	33	25	I/O	IOA10 or TPM channel 2 input/output B	
IOA11/TCLKA	34	26	I/O	IOA11 or external clock A input	
IOA12/TCLKB	35	27	I/O	IOA12 or external clock B input	
IOA13/TCLKC	36	28	I/O	IOA13 or external clock C input	
IOA14/TCLKD	37	29	I/O	IOA14 or external clock D input	
IOA15/ADCTRG	38	30	I/O	IOA15 or A/D converter external trigger to start a conversion	
VDD	39	31	P	5V power input for IO and built-in regulator	
VSS	40	32	P	Ground for IO	



Maaraasia	PIN No 1		Туре	Description	
Mnemonic	QFP80	QFP64			
IOA0/AN0	41	33	I/O	IOA0 or analog input channel 0 of ADC	
IOA1/AN1	42	34	I/O	IOA1 or analog input channel 1 of ADC	
IOA2/AN2	43	35	I/O	IOA2 or analog input channel 2 of ADC	
IOA3/AN3	44	36	I/O	IOA3 or analog input channel 3 of ADC	
IOA4/AN4	45	37	I/O	IOA4 or analog input channel 4 of ADC	
IOA5/AN5	46	38	I/O	IOA5 or analog input channel 5 of ADC	
IOA6/AN6	47	39	I/O	IOA6 or analog input channel 6 of ADC	
IOA7/AN7	48	40	I/O	IOA7 or analog input channel 7 of ADC	
VEXTREF	49	41	I	ADC top voltage reference	
AVSS	50	42	Р	Analog ground for ADC	
AVDD	51	43	Р	Analog power for ADC	
VDDL	52	44	Р	External capacitance pin for internal step-down regulator/Digital power	
XTAL1	53	45	I	External 3-6MHz crystal input for crystal oscillator	
XTAL2	54	46	0	External 3-6MHz crystal output / External clock input	
VSSL	55	47	Р	Digital ground	
IOD4	56	48	I/O	IOD4	
IOD5	57	-	I/O	IOD5	
IOD6	58	58 - I/O		IOD6	
IOD7	59	-	I/O	IOD7	
IOD8	60	-	I/O	IOD8	
IOD9	61	-	I/O	IOD9	
IOD10	62	-	I/O	IOD10	
IOD11	63	-	I/O	IOD11	
NC	64	-	-	No connection	
IOC0/RXD2	D/RXD2 65 49 I/O IOC0 or UART receive data input 2		IOC0 or UART receive data input 2		
IOC1/TXD2	66	50	I/O	IOC1 or UART transmit data output 2	
IOC2/EXINT0	67	51	I/O	IOC2 or external interrupt input 0	
IOC3/EXINT1	68	52	I/O	IOC3 or external interrupt input 1	
IOC4/BZO	69	53	I/O	IOC4 or buzzer output	
IOC5/TIO1A	70	54	I/O	IOC5 or TPM channel 1 input/output A	
IOC6/TIO1B	71	55	I/O	IOC6 or TPM channel 1 input/output B	
IOC7/TIO1C	72	56	I/O	IOC7 or TPM channel 1 input/output C	
IOC8/OL2	73	57	I/O	IOC8 or overload protection input 2	
IOC9/FTIN2	74	58	I/O	IOC9 or external fault input 2	
IOC10/TIO4A/U2	75	59	I/O	IOC10 or TPM channel 4 input/output A or motor drive U2 phase output	
IOC11/TIO4B/V2	76	60	I/O	IOC11 or TPM channel 4 input/output B or motor drive V2 phase output	
IOC12/TIO4C/W2	77	61	I/O	IOC12 or TPM channel 4 input/output C or motor drive W2 phase output	
IOC13/TIO4D/U2N	78	62	I/O	IOC13 or TPM channel 4 input/output E or motor drive U2N phase output	
IOC14/TIO4E/V2N	79	63	I/O	IOC14 or TPM channel 4 input/output E or motor drive V2N phase output	
IOC15/TIO4F/W2N 80 64 I/O IOC15 or TPM channel 4 input/output F or motor drive W2N phase output			IOC15 or TPM channel 4 input/output F or motor drive W2N phase output		

Legend: I = Input, O = Output, P = Power, PL = Pull-low, PH = Pull-high







Figure 4-1 SPMC75F2413A QFP80 package

© Sunplus Innovation Technology Inc. Proprietary & Confidential







5. FUNCTIONAL DESCRIPTIONS

5.1. CPU Core

The SPMC75F2413A consists the newest 16-bit microprocessor, μ '*n*SPTM (pronounced as *micro-n*-SP), developed by Sunplus Innovation Technology. The CPU features include:

- 16-bit data bus / 22-bit address bus
 - 4M words (8M bytes) memory space
 - 64 banks / 64k words per bank
- Thirteen 16-bit registers
 - 5 general registers (R1-R5)
 - 4 secondary registers (SR1-SR4)
 - 3 system registers (SP, SR, PC)
 - Inner registers (FR)
- Ten interrupts
 - 1 fast interrupt (FIQ)
 - 8 normal interrupts (IRQ0-IRQ7)
 - 1 software interrupt (BRK)
 - Support IRQ nested mode
- Six addressing modes
 - Immediate (I6/I16)
 - Direct (A6/A16)
 - Indirect+ auto indexing address (DS indirect)
 - Relative (BP+IM6)
 - Multiple indirect (PUSH/POP)
 - Register
- 16x16 multiplication & up to 16-level inner product operation
 - Three multiplication mode: signed x signed, signed x unsigned, unsigned x unsigned
 - 4 bits guard bit of inner product operation to avoid overflow
 - Integer/Fraction mode
- 1-bit division
 - DIVS: divide the sign bit; DIVQ: divide the quotient
 - Divide 32-bit numerator and a 16-bit denominator
- Effective-exponent detect operation (EXP)
- Bit operation
 - Bit test / set / clr / inv operation to full memory space or registers
- Multi-cycles 16-bit shift operation
 - Support 32-bit shift with combining 2 shift instructions
- Far Indirect JMP by MR register
- Far Indirect Call by MR register
- NOP operation
- DS segment access instructions
- CPU inner flags access instructions

5.2. Memory Organization

5.2.1. Memory Map

The device contains 32KW flash and 2KW SRAM. The memory space can be separated into three blocks: SRAM, I/O port registers, and flash. The SRAM is used for stack, variable or data storage. The I/O port register is used to control the peripheral modules. The embedded flash is designed for programming code. The block diagram of memory is shown as Figure 5-1. Table 5-1 shows the detailed memory allocation.




Figure 5-1 Memory allocation

Note: The address of 000800 – 006FFF and 010000 – 3FFFFF is reserved and cannot be accessed. An IAR (Illegal Address Reset) will be generated if CPU reads or writes these addresses.

Table 5-1 Detailed Address Mapping

I/O Address (Hex)	Mapping		
0000~07FF	2KW SRAM		
0800~6FFF	Illegal		
7000~701F	System Control		
7020~704F	Memory Control		
7050~705F	Reserved		
7060~709F	I/O Port Control		
70A0~70AF	Interrupt Control		
70B0~70BF	Time Base Control		
70C0~70DF	Timer Control		
70E0~70FF	Reserved		
7100~711F	UART Control		
7120~713F	Reserved		
7140~715F	SPI Control		
7160~73FF	Reserved		
7400~747F	Timer/PWM Module Control (for motor control)		
7500~751F	Compare Match Timer Control		
7600~7FFF	Illegal		
8000~FFFF	32KW Program ROM		
10000~ 3FFFFF	lllegal		



5.2.2. Flash Organization and Control

5.2.2.1. Introduction

The SPMC75F2413A has two flash blocks: information block and normal block. Only one of the two blocks can be addressed at the same time. The information block contains 64 words. The address of information block is mapped from 0x8000 ~ 0x803F. The 0x8000 is a system option register P_System_Option. The other addresses are used for storing important information such version control, date, vender name, project name etc. The information block's structure is in Figure 5-2 and they only can be written in ICE mode or by writer. The 32K words of normal block are partitioned into 16 banks, 2K words each. Except the bank between 0xF000 and 0xF7FF can be programmed to be read-only or read-write in free run mode independently, the others are read-only bank. Moreover, each 2K-word bank can also be separated by eight frames so that the 32K embedded flash can be divided to 128 frames. The user can erase each frame separately. The relation of page and frame of flash is shown in Figure 5-3.

	64 Words			
0x8000	P_System_Option			
0x8001				
	:			
	:			
	:			
	:			
0x803F				

Figure 5-2 Structure of Information block

[Example 6-1] : Set bank14 as read-only mode

	16 Banks		8 Frames
0x8000	2K x 16] /	256 x16
	:	/[256 x16
	:	/ [
	:		:
	:		:
	:		:
	2K x 16	γι	
	2K x 16	1	
0xFFFF	2K x 16]	

Figure 5-3 Page0 and frame of flash

5.2.2.2. Flash Operation

There are two registers for flash control: P_Flash_RW (0x704D) and P_Flash_Cmd (0x7555). The flash access control, P_Flash_RW (0x704D), can be configured by two consecutive write cycles, keeping away from inadvertent writing. First, write 0x5a5a to P_Flash_RW, and then write the configuration data to P_Flash_RW within 16 clock cycles.

The flash command register, P_Flash_Cmd, is a write only register that is for accepting/performing flash command. Before performing any commands, users should write 0xAAAA to P_Flash_Cmd for entering flash command mode at first. Table 5-2 shows the command and access flow.

Remarkably, the characteristic of flash is that the data bit can only be programmed from 1 to 0, but it is not allowed to be from 0 to 1. Therefore, if users intend to program flash, the frame erase instruction must be executed first, which erase data bit from 0 to 1.

Exam	Example 6-1 Set bank14 as read-only mode							
#define	#define CW_FlashRW_CMD 0x5A5A		//Flash RW Command					
#define	CB_BK14WDIS	(0x4000 >> 14)						
P_Flash	_RW->W = CW_FlashRW_CMD;		/* Flash Read Write Command */					
P_Flash	P_Flash_RW->B.BK14WENB = CB_BK14WDIS; /* Set Bank 14 as Read Only */							
Listing 6-1 read-only mode for bank 14 of flash memory								

Table 5-2 Command function and access flow

	Frame Erase	Program Mode	Sequential Program Mode
1 cycle	P_Flash_Cmd = 0xAAAA		
2 cycle	[P_Flash_Cmd] = 0x5511	[P_Flash_Cmd] = 0x5533	[P_Flash_Cmd] = 0x5544
3 cycle	Set Frame Address	Write Data	Write Data
4 cycle Write any data and wait 20		Wait 40us End – Auto	Wait 40us – Auto
	End – Auto		Go to 2 cycle
			[P_Flash_Cmd]= 0xFFFF → Go to End



[Example 6-2] : Example for frame erasing:

#define CW_FlashCMD	0xAAAA	//Flash Command FLash Block
#define CW_PageErase	0x5511	//Flash Page Erase Command
unsigned int *P_WordAdr;		
P_Flash_Cmd->W = CW_FlashCMD;		
P_Flash_Cmd->W = CW_PageErase;		
P_WordAdr = (unsigned int *)0xF000;		/* P_WordAdr = start address of bank 14 */
P_WordAdr = 0;		/ Write any data to erase the first frame of bank 14 */
	Listing 6-2 frame	erasing of flash memory

Listing 6-2 frame erasing of flash memory

[Example 6-3] : Example for program mode: Write 0x1234 to the address of 0xF000

#define CW_FlashCMD	0xAAAA	//Flash Command FLash Block			
#define CW_Program	0x5533	//Flash Program Command			
unsigned int *P_WordAdr;					
P_Flash_Cmd->W = CW_FlashCMD;					
P_Flash_Cmd->W = CW_Program;					
P_WordAdr = (unsigned int *)0xF000;		/* P_WordAdr = start address of bank 14 */			
*(unsigned int *)P_WordAdr = 0x1234;		/* program one word = 0x1234 */			
Listing 6-3 program mode of flash memory					

Listing 6-3 program mode of flash memory

[Example 6-4] Example for sequential program mode: Write data to flash with sequential program mode, address is from 0xF000 to 0xF020.

#define CW_FlashCMD	0xAAAA	//Flash Command FLash Block
#define CW_Sequential	0x5544	//Flash Sequential Program Command
#define CW_SequentialEnd	0xFFFF	//Flash Sequential Program End Command
unsigned int *P_WordAdr;		
unsigned int i,uiData=1;		
P_Flash_Cmd->W = CW_FlashCMD;		
for(i=0xF000;i<=0xF020;i++)		
{		
P_Flash_Cmd->W = CW_Sequential;		
P_WordAdr = (unsigned int *)i;		// program address is the content of i
*(unsigned int *)P_WordAdr = uiData;		// program uiData to P_WordAdr
uiData ++;		
}/* End For Loop */		
P_Flash_Cmd->W = CW_SequentialEnd;		

Listing 6-4 sequential program mode of flash memory



1

Reserved

• P_Flash_RW (0x704D): Embedded Flash Access Control Register

1

Reserved

The flash access control, P_Flash_RW, exclusively sets up banks14 with read only or full access in free run mode. This port

from inadvertent writing. First, write 0x5A5A to P_Flash_RW, and then write configuration data to P_Flash_RW in duration of less than 16 clock cycles.

1

Reserved

Reserved

can be configure	ed by two consec	cutive write cycle	to keep away	than 16 clock	cycles.		
B15	B14	B13	B12	B11	B10	В9	B8
R	R/W	R	R	R	R	R	R
0	0	0	0	0	0	0	0
Reserved	BK14WENB	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Reserved	DK 14WEIND	Reserved	Reserved	Reserved	Reserved	INESEIVEU	Reserveu
Reserved	DK 14VVEIND	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
B7	BK 14WEINB B6	B5	B4	B3	B2	B1	B0

1

Reserved

1

Reserved

B15	Reserved			
B14	BK14WENB	F000h-F7FFh access control	0= Read/write	1= Read-only
B13-0	Reserved			

• P_Flash_Cmd (0x7555): Embedded flash command register

1

Reserved

This port is used to issue flash command. Before performing any commands, users should write 0xAAAA to P Flash Cmd for

entering flash command mode at first. Please see the Table 5-2.

1

Reserved

B15	B14	B13	B12	B11	B10	B9	B8
W	W	W	W	W	W	W	W
0	0	0	0	0	0	0	0
			Flash	iCmd			
B7	B6	B5	B4	B3	B2	B1	B0
W	W	W	W	W	W	W	W
0	0	0	0	0	0	0	0
	FlashCmd						

• P_System_Option (0x8000): System Option Register

B15	B14	B13	B12	B11	B11 B10		B9	B8
R/W	R/W R/W R/W R/W		/ R/	W F	R/W	R/W		
0	1 0 1 0 1		1	0	1			
	Verification Pattern							
B7	B6	B5	B4	B3	B2	B1		B0
							D/M/	

Бі	ВО	55	D4	60	BZ	ы	BU
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	1	0	1	0	1	1	1
Verification Pattern		SCB	Reserved	LVR	WDG	CLKS	

B15-5	Verification Pattern	ICE or Writer will write 01010101010 to this area			
В4	SCB	Security enable, active low 0: Security enabled, the 1: Security dia normal block in the flash readable or wr cannot be accessed			
В3	Reserved				
B2	LVR	Enable low voltage reset function	0: Disable	1: Enable	
B1	WDG	Enable watchdog function	0: Disable	1: Enable	



В0	CLKS	Clock Source Selection	0:	external	clock	input,	1: crystal	oscillator,	connect a
			con	nect an os	cillator	or clock	crystal	device	between
			sou	rce to XTA	L2.		XTAL1 ar	nd XTAL2.	

The "mass erase" command execute on main block is to erase main block only, but erase main block and information block if the command execute on information block. In case of security option in information block is enabled, SPMC75F2413A are protected from reading data through ICE or Writer function. If the security is enabled on under ICE enable mode, the flash main block does not allow to be read/write but information block can be read by ICE and the only command that user can perform is "mass erase". In addition, SRAM cannot be accessed (read/write) in ICE enable mode. Please refer to Table 5-3 for detail.

In normal operation (ICEN = 0), CPU can access the flash data and the working SRAM. The ICE cannot program the flash memory when the ICE mode is activated and security is enabled. This hardware protection prevents hackers from downloading a program to flash or SRAM then write source code out to GPIOs. Table 5-3 shows Flash and SRAM access table.

Table 5-3 Flash/SRAM access table in normal and ICE mode

Normal mode(ICEN=0)						
		SCB =0	SCB =1			
	Read	Write	Read	Write		
SRAM	Yes	Yes	Yes	Yes		
FLASH main block	Yes	Yes	Yes	Yes		
FLASH information			Yes			
block	Yes	No		No		
ICE mode(ICEN=1)						
SRAM	No	No	Yes	Yes		
	Nia	No	Vee	Vee		
FLASH main block	No	(but mass erase)	Yes	Yes		
FLASH information	Nia	No	Vee	Vee		
block	No	(but mass erase)	Yes	Yes		

5.2.2.3. Power-up procedure

When power is turned on, option bits are read by the system. The option bits are stored in the first word of embedded flash information block (address = 0x8000). When power is turned on, the system reset is activated until the power-on-timer counts 16384 cycles of 200KHz clock then, reset signal is released. Remarkably, all GPIO is on the high impedance state initially and can be configured after power-on procedure.




Figure 5-4 Power-up procedure

© Sunplus Innovation Technology Inc. Proprietary & Confidential



5.2.3. SRAM

The SRAM can be used for stack, variable and data storage. Stack is used for storing the return address of function call and pushing instruction data. The direction of stack goes from bottom to up. This stack is a FILO (first in last out) structure, and the stack address is indicated by stack pointer (SP).

The variable and data storage is configured by the user. Users can use direct access, indirect access or base pointer (BP) to load or save SRAM data. Note that the stack and variable or storage data must not overlap each other; otherwise, CPU will run into an unknown state. The SPMC75F2413A addresses maximum 2K-word SRAM. The address range is from 0x0000 to 0x07FF. In addition, the stack pointer (SP) is allocated at the end of maximum address initially, i.e. 0x07FF.

5.2.4. Reset and Interrupt Vectors

Addresses 0xFFF5 to 0xFFFF are reserved for reset and interrupt vectors. A reset forces the program counter (PC) points to address 0xFFF7. When a device reset occurs, the program execution will branch to 0xFFF7, named "Reset Vector Address". The SPMC75F2413A has 10 interrupts. The address and function name list are given in the following table.

Table 5-4 Interrupts vectors list

Reset or IRQ vector	Address
BRK	0xFFF5
FIQ	0xFFF6
Reset	0xFFF7
IRQ0	0xFFF8
IRQ1	0xFFF9
IRQ2	0xFFFA
IRQ3	0xFFFB
IRQ4	0xFFFC
IRQ5	0xFFFD
IRQ6	0xFFFE
IRQ7	0xFFFF



CPU and Peripherals Control Registers List

CPU control/status registers

	Desister	Deset					Bit F	Field	-		
Address	Register Name	Reset value	R/W	B15	B14	B13	B12	B11	B10	B9	B8
	Name	Value		B7	B6	B5	B4	B3	B2	B1	B0
0x7006-75	55: CPU control/st	atus regis	ters	1							
0x7006	P_Reset_Status	0x0000	R		,			-	1		
					IIRF	IARF	_	LVRF	WDRF	PORF	EXTRF
				The flag of	f reset status	s for firmwa	ire checking				
			W		, i i		i	i	i	i	
				_	IIRF	IARF	_	LVRF	WDRF	PORF	EXTRF
				To properly to 1.	y clear rese	t flags, FCH	HK must be	written to 0	0x55 with sp	pecified reso	et flag is se
0x7007	P_Clk_Ctrl	0x0000	R	OSCSF	OSCIE			-			
				This as sist							
			10/		ter is used fo	or monitorin	g CPU cloc	k status			
			W	OSCSF	OSCIE			-			
				Write '1' to	OSCSF wil	l clear this f	flaq.				
0x700A	P_WatchDog_Ctrl	0x0000	R	WDEN	WDRS		<u> </u>		_		
	_ 0_					WDCHK				WDPS	
				This regist	ter provides	the watchd	og clear tim	er and on/o	off function for	or firmware	setting
			W	WDEN	WDRS				_		
						WDCHK				WDPS	
				To change	the settings	of this regi	ister, WDCH	IK must be	written with	"10101".	
0x700B	P_WatchDog_Clr	0x0000	R			V	Watchdog C	lear Registe	er		
						١	Watchdog C	lear Regist	er		
				This regist	ter is used to	clear watc	hdog timer,	Write 0xA0	05 to clear	watchdog ti	mer
0x700C	P_Wait_Enter	0x0000	R			Wa	ait-Mode En	trance Reg	ister		
						Wa	ait-Mode En	trance Reg	ister		
				Read 0x00	001 indicates	s that it is w	/ake-up fron	n wait mode	9.		
			W			Wa	ait-Mode En	trance Reg	ister		
						Wa	ait-Mode En	trance Reg	ister		
			<u> </u>	Write 0x50	005 to enter	wait mode	(CPU off, Pl	LL on) and	write 0x000	1 will clear	wait flag.
0x700E	P_Stdby_Enter	0x0000	R			Stan	dby-Enter E	intrance Re	gister		
							idby-Enter E				
				Read 0x00	001 indicates	s that it is w	/ake-up fron	n Standby n	node.		
			W			Stan	idby-Enter E	Entrance Re	egister		
							idby-Enter E		Ŭ		
				Write 0xA0 flag.	00A to enter	standby me	ode (CPU o	ff, PLL off) a	and write 0>	(0001 will c	lear standby
0x700F	P_Wakeup_Ctrl	0x0000	R/W	KEYWE	UARTWE	SPIWE	EXT1WE	EXT0WE		_	
				TPM2WE		PDC0WE			-		
				This regist	ter determine	es the wake	eup source	when the ch	nip is in pow	er-saving n	node.
0x704D	P_Flash_RW	0x0000	R/W		BK14WNB						
							-	_			



	Register	Reset			-	-	Bit	Field						
Address	Register	value	R/W	B15	B14	B13	B12	B11	B10	B9	B8			
	Name	value		B7	B6	B5	B4	B3	B2	B1	B0			
				First, write 0x5A5A to P_Flash_RW, and then write configuration data to P_Flash_RW ir duration of less than 16 clock cycles.										
0x7555	P_Flash_Cmd	0x0000	R/W			Embedd	ed Flash Ac	cess Contro	ol Register					
				Embedded Flash Access Control Register										
				This port is used to issue flash command.										

IO Port registers

	_						Bit	Field						
Address	Register	Reset	R/W	B15	B14	B13	B12	B11	B10	В9	B8			
	Name	value		B7	B6	B5	B4	B3	B2	B1	B0			
0x7060-0x	7084: CPU contro	l/status reg	isters											
0x7060	P_IOA_Data	0x0000	R				IO Port A D	Data Registe	er					
							IO Port A E	Data Registe	er					
			W				IO Port A E	Data Registe	er					
							IO Port A D	Data Registe	er					
		_		Write data	into the da	ta register a	ind read da	ta from the	I/O pad					
0x7061	P_IOA_Buffer	0x0000	R					9						
							IO Port A B	uffer Regist	er					
				Read data from the I/O buffer IO Port A Buffer Register IO Port A Buffer Register Write data into the data register and read data from the I/O pad / IO Port A Direction Register IO Port A Direction Register										
			W											
0x7062	P_IOA_Dir	0x0000	R/M/	white data	i into the da									
021002		0,0000	17.44											
				Direction-	vector from/									
0x7063	P_IOA_Attrib	0xFFFF	R/W	B7 B6 B5 B4 B3 B2 B1 R IO Port A Data Register Read data from the I/O pad IO Port A Data Register IO Port A Data Register IO Port A Data Register Write data into the data register and read data from the I/O pad IO Port A Buffer Register IO Port A Buffer Register Read data from the I/O buffer IO Port A Buffer Register IO Port A Buffer Register Write data into the data register and read data from the I/O pad IO Port A Buffer Register W IO Port A Direction Register IO Port A Direction Register Write data into the data register and read data from the I/O pad IO Port A Direction Register IO Port A Direction Register IO Port A Direction Register Direction-vector from/into the direction register IO Port A Attrib Register IO Port A Attrib Register IO Port A Latch Register IO Port A Latch Register IO Port A Latch Register Read this port to latch data on the I/O PortA for key change wakeup before gettin sleep mode IO Port B Data Register										
				The attribut	ute setting o	gives a feat	ure to the p	oin, float / p	ull for input,	not inverte	d/ inverted			
				for output										
0x7064	P_IOA_Latch	0x0000	R				IO Port A L	atch Regist	er					
							IO Port A L	atch Regist	er					
						h data on tl	he I/O Port	A for key cl	nange wake	up before	getting into			
0.7000			_	sleep moo	le									
0x7068	P_IOB_Data	0x0000	R											
				Pood data	from the 1/		IO Port B L	Jata Registe	er					
			\M/	Reau uala		o pau	IO Port B [)ata Registr	ər					
				Write data	into the da	ta register a		V						
0x7069	P_IOB_Buffer	0x000	R			-			•					
				Read data	a from the I/	O buffer								



	-						Bit	Field				
Address	Register	Reset	R/W	B15	B14	B13	B12	B11	B10	В9	B8	
	Name	value		B7	B6	B5	B4	B3	B2	B1	B0	
			W				IO Port B B	uffer Regist	ter			
							IO Port B B	uffer Regist	ter			
				Write data	into the da	ta register a	ind read da	ta from the	I/O pad			
0x706A	P_IOB_Dir	0x0000	R/W			IC) Port B Dir	ection Regi	ster			
						IC) Port B Dir	ection Regi	ster			
				Direction-	vector from/	into the dire	ection regist	er				
0x706B	P_IOB_Attrib	0xFFFF	R/W				IO Port B A	ttrib Regist	er			
							IO Port B A	ttrib Regist	er			
				The attribut	ute setting o	gives a feat	ure to the p	oin, float / p	ull for input,	not inverte	ed/ inverted	
				for output IO Port C Data Register								
0x7070	P_IOC_Data	0x000	R									
							IO Port C E	Data Regist	er			
				Read data from the I/O pad / IO Port C Data Register								
			W	IO Port C Data Register								
				Write data into the data register and read data from the I/O pad								
0x7071	P_IOC_Buffer	0x000	R									
				De e de de te			IO Port C B	uffer Regis	ter			
			14/	Read data	from the I/							
			W				IO Port C B					
				Write data	into the da	ta register a	IO Port C B					
0x7072	P_IOC_Dir	0x000	R/W	White uala) Port C Dir					
001012	1_100_01	0,000	17/14) Port C Dir					
				Direction-	/ector from/	into the dire			5101			
0x7073	P_IOC_Attrib	0xFFFF	R/W	2			IO Port C A		er			
							IO Port C A					
				The attribu	ute setting o				ull for input,	not inverte	ed/ inverted	
				for output	0.			•	•			
0x7078	P_IOD_Data	0x000	R				IO Port D E	Data Regist	er			
							IO Port D D	Data Regist	er			
				Read data	from the I/	O pad						
			W									
				IO Port D Data Register								
				Write data	into the da	ta register a	ind read da	ta from the	I/O pad			
0x7079	P_IOD_Buffer	0x000	R				IO Port D B	uffer Regis	ter			
							IO Port D B	uffer Regis	ter			
				Read data	from the I/	O buffer						
			W IO Port D Buffer Register									
			IO Port D Buffer Register									
		_		Write data	into the da	ta register a	ind read da	ta from the	I/O pad			
0x707A	P_IOD_Dir	0x000	R/W									
						IC) Port D Dir	ection Regi	ster			



	_						Bit	Field			
Address	Register	Reset	R/W	B15	B14	B13	B12	B11	B10	B9	B8
	Name	value		B7	B6	B5	B4	B3	B2	B1	B0
				Direction-	vector from	/into the dire	ection regis	ter			
0x707B	P_IOD_Attrib	0xFFFF	R/W				IO Port D A	ttrib Registe	er		
							IO Port D A	ttrib Registe	er		
				The attrib	ute setting	gives a feat	ure to the p	oin, float / pu	ull for input,	not inverted	/ inverted
				for output	1	[1	1	1	1	
0x7080	P_IOA_SPE	0x0000	R/W		TCLKDEN	TCLKCEN	TCLKBEN	TCLKAEN	TIO2BEN	TIO2AEN	_
							-	_			
				PortA spe	cial functior	n enable reg	gister		I	I	
0x7081	P_IOB_SPE	0x003F	R/W			_	I	I	TIO0AEN	TIO0BEN	TIO0AEN
				OL1EN	FTIN1EN	U1EN	V1EN	W1EN	U1NEN	V1NEN	W1NEN
				PortB spe	cial functior	n enable reg	gister	I		1	
0x7082	P_IOC_SPE	0xFC00	R/W	W2NEN	V2NEN	U2NEN	W2EN	V2EN	U2EN	FTIN2EN	OL2EN
				TIO1CEN	TIO1BEN	TIO1AEN	—	EXINT1EN	EXINT0EN	-	-
				PortC spe	cial function	n enable reg	gister	1	1		
0x7084	P_IOA_KCER	0x000	R/W	KC15EN	KC14EN	KC13EN	KC12EN	KC11EN	KC10EN	KC9EN	KC8EN
				PortA key	-change pin	enable reg	ister				

		_					Bit F	ield			
Address	Function	Reset	R/W	B15	B14	B13	B12	B11	B10	В9	B8
		value		B7	B6	B5	B4	B3	B2	B1	В0
0x70A0	P_INT_Status	0x0000	R/W	KEYIF	UARTIF	SPIIF	EXT1IF	EXT0IF	ADCIF	MCP4IF	MCP3IF
				TPM2IF	PDC1IF	PDC0IF	CMTIF	_	OLIF	OSCSF	FTIF
				Only the k are and re		0IF and EX	T1IF can w	rite '1' to cle	ear these fla	ags. Other s	status flags
0x70A4	P_INT_Priority	0x0000	R/W	KEYIP	UARTIP	SPIIP	_	EXTIP	ADCIP	MCP4IP	MCP3IP
				TPM2IP	PDC1IP	PDC0IP	CMTIP	—	OLIP	OSCIP	FTIP
				Set interru	ipt source a	IS IRQ or FI	Q. Only one	of interrup	t source ca	n be set as	FIQ
0x70A8	P_MisINT_Ctrl	0x0000	R/W	KEYIE	EXT1MS	EXTOMS	EXT1IE	EXT0IE		—	
							_	-			
				Miscellane	eous setting	for key-cha	inge and ex	ternal input	interrupt e	nable	
0x70B8	P_TMB_Reset	0x0000	W			Tir	me Base Re	eset Registe	er		
						Tir	me Base Re	eset Registe	er		
				Write 0x5	555h to this	register to	reset the ti	ime base co	ounter regis	ster to initia	the clock
				sources of	f all periphe	rals on the	chip				
0x70B9	P_BZO_Ctrl	0x000	R/W	BZOEN				_			-
							_				BZOCK
				Buzzer ou	tput freque	ncy selection	n and outpu	it enable			



• ADC control/status registers

	- • •						Bit F	ield				
Address	Register Name	Reset value	R/W	B15	B14	B13	B12	B11	B10	B9	B8	
	Name	value		B7	B6	B5	B4	B3	B2	B1	В0	
0x7160	P_ADC_Setup	0x0000	R/W								ADC	
				ADCCS	ADCEN		—		ADO	JFS	EXTRG	
				ASPEN				_				
				Control th	e ADC blo	ck power o	on or off, A	DC conver	sion clock	and event	selection to	
				trigger the	start opera	tion of ADC						
0x7161	P_ADC_Ctrl	0x0000	R/W	ADCIF	ADCIE			-	-			
				ADCRDY	ADCSTR		_			ADCCHS		
				ADC inter	rupt enable	on/off, mai	nually start	ADC conv	ersion and	ADC conve	ert channels	
				selection					ADCCH ersion and ADC con			
0x70A2	P_ADC_Channel	0x0000	R/W				_	-				
				ADCCH7	ADCCH6	ADCCH5	ADCCH4	ADCCH3	ADCCH2	ADCCH1	ADCCH0	
				Configures	s the IOA[7:	2] is either (GPIO port o	or analog in	put port			
0x7162	P_ADC_Data	0xFFC0	R				ADCE	DATA				
				ADCE	DATA			_	_			
				10-bits AD	C conversion	on result reg	gister					

UART and SPI control/status registers

			Bit Field								
Address	Function	Reset value	R/W	B15	B14	B13	B12	B11	B10	В9	B8
		value		B7	B6	B5	B4	B3	B2	B1	В0
0x7100	P_UART_Data	0x0000	R			_		OE	—	PE	FE
							UART	DATA			
				Data reg receptior		ART recept	tion. This r	egister also	indicates	the error f	ags during
			W					_			
							UART	DATA			
				Data reg	ister for UA	RT transmis	sion				
0x7101	P_UART_RXStatus	0x0000	R								
				- OE - PE FE							
				OE PE FE This register indicates the error flags during reception							
0x7102	P_UART_Ctrl	0x000	R/W	RXIE	TXIE	RXEN	TXEN	Reset	TXCHSEL	RXCHSEL	_
						_		SBSEL	PSEL	PEN	—
				Control t	he setting for	or UART rec	eive/transn	nit pin enab	le, stop bit,	and parity s	election
0x7103	P_UART_BaudRate	0x000	R/W			UAR	T Baud Ra	te Setup Re	egister		
						UAR	T Baud Ra	te Setup Re	egister		
				This regi	ster determ	ines the bau	ud-rate of U	ART			
0x7104	P_UART_Status	0x000	R	RXIF	TXIF			-	_		
				– RXBF – BY –							
				UART reception and transmission status flags							
0x7140	P_SPI_Ctrl	0x0000	R/W	N SPIE - SPIRST SPISPCLK SPIMS							
					_	SPIPHA	SPIPOL	SPISMPS		SPIFS	
				The conf	iguration re	gister for SI	PI module				



		_					Bit F	ield			
Address	Function	Reset	R/W	B15	B14	B13	B12	B11	B10	B9	B8
		value		B7	B6	B5	B4	B3	B2	B1	B0
0x7141	P_SPI_TxStatus	0x000	R	SPITXIF	SPITXIE	SPITXBF			_		
								_			
				SPI trans	mission int	errupt enab	le and statu	s flags			
0x7142	P_SPI_TxBuf	0x0000	R/W				-	_			
							SPIT	KBUF			
				SPI trans	mission bu	ffer register					
0x7143	P_SPI_RxStatus	0x0000	R/W	SPIRXIF	SPIRXIE		—		FERR	_	
							-	_			
				SPI rece	ption interru	upt enable a	ind status fla	ags			
0x7144	P_SPI_RxBuf	0x000	R/W				=	_			
							SPIR	XBUF			
				SPI rece	ption buffer	register					

• PDC0/1 Timers control/status registers

							Bit	Field			
Address	Function	Reset	R/W	B15	B14	B13	B12	B11	B10	B9	B8
		value		B7	B6	B5	B4	B3	B2	B1	В0
0x7405	P_TMR_Start	0x0000	R/W				-		-		-
					_		TMR4ST	TMR3ST	TMR2ST	TMR1ST	TMR0ST
				PDC0/1	, TPM2, and	d MCP3/4 ti	mers start o	r stop contr	ol register		
0x7400	P_TMR0_Ctrl	0x0000	R/W	S	PCK		МС	DE	1	CLE	GS
					CCLS		CK	EGS		TMRPS	
				Configu	res the sel	ection of t	imer clock	source, cou	unter clock	edge, cour	nter clear
				source,	counter cle	ar edge, ca	pture input s	ample cloc	k and timer	operating m	odes
0x7401	P_TMR1_Ctrl	0x0000	R/W	S	PCK		MC	DE	1	CLE	GS
				CCLS CKEGS TMRPS Configures the selection of timer clock source, counter clock edge, counter						TMRPS	
			Configures the selection of timer clock source, counter clock edge, counter clear source, counter clear edge, capture input sample clock and timer operating modes								
			source, counter clear edge, capture input sample clock and timer operating modes								
0x7410	P_TMR0_IOCtrl	0x0000	R/W			_			IOCN	IODE	
				Controls	s the PWM	output, inpl	ut capture, a	and position	detection of	hange actio	on type of
				TIO0A,	TIO0B, and	TIO0C pins	8				
0x7411	P_TMR1_IOCtrl	0x0000	R			_			IOCN	IODE	
					IOB	MODE			IOAN	IODE	
							ut capture, a	and position	detection of	hange actio	on type of
				TIO1A,	TIO1B, and	TIO1C pins	8				
0x7420	P_TMR0_INT	0x0000	R/W				-				PDCIE
				TADSE		TCVIE	TPRIE	—	TGCIE	TGBIE	TGAIE
				Enable or disable A/D conversion start request by TGRA compare match, interrupt requests for position detection changes, overflow/underflow of TCNT, period register							
					•		•			•	d register
0.7404		0.000	D 447	compare match and input capture/compare match of TGRA, TGRB, TGRC							
0x7421	P_TMR1_INT	0x000	R/W	T1007	TOULE	701/15	-		TOOLE	TODIE	PDCIE
				TADSE	TCUIE	TCVIE	TPRIE	—	TGCIE	TGBIE	TGAIE



					_	_	Bit	Field						
Address	Function	Reset	R/W	B15	B14	B13	B12	B11	B10	B9	B8			
		value		B7	B6	B5	B4	B3	B2	B1	B0			
				requests	s for positic	on detection	rsion start ro changes, c ure/compare	overflow/un	derflow of 1	CNT, perio	· ·			
0x7425	P_TMR0_Status	0x000	R/W	compare	matoriant					<u>, 1010</u>	PDCIF			
071423		0,000	10.44	TCDF	TCUIF	TCVIF	TPRIF	_	TGCIF	TGBIF	TGAIF			
				Indicate	s the event period regis	generation	of position of match ar		nanges, an	underflow/c	verflow of			
0x7426	P_TMR1_Status	0x000	R/W				_				PDCIF			
				TCDF	TCUIF	TCVIF	TPRIF	_	TGCIF	TGBIF	TGAIF			
					period regis	-	of position of position of position of position of the second sec		-					
0x7462	P_POS0_DectCtrl	0x0000	R/W	SF	PLCK	SPL	MOD		SPL	CNT				
				PDEN				SPDLY						
				Control the sampling settings of position detection signals from TIO0A, TIO0B and TIO0C input pins. R/W SPLCK SPLMOD SPLCNT										
0x7463	P_POS1_DectCtrl	0x0000	R/W	R/W SPLCK SPLMOD SPLCNT										
				PDEN				SPDLY						
				PDEN SPDLY Control the sampling settings of position detection signals from TIO1A, TIO1B and TIO1C input pins. TIO1C input pins.										
0x7464	P_POS0_DectData	0x0000	R				-	_						
				The cur	rent filtered	_ position da	ta will be lat	ched to this	register	PDR				
0x7465	P_POS1_DectData	0x000	R				-	_	1					
						_				PDR				
				The cur	rent filtered	position da	ta will be lat	ched to this	register					
0x7430	P_TMR0_TCNT	0x000	R			-	Timer 0 Cou	nter Regist	er					
						-	Timer 0 Cou	nter Regist	er					
				The 16-	bit readable		nat incremer			to input clo	ocks			
0x7431	P_TMR1_TCNT	0x000	R				Timer 1 Cou							
							Timer 1 Cou							
				The 16-	bit readable		nat incremer			to input clo	ocks			
0x7440	P_TMR0_TGRA	0x0000	R/W				imer 0 Gene							
				Timer 0 General Register A The 16-bit register, functioning as either PWM output or input capture register										
0 7444			5.44	The 16-	bit register,					ture registe	r			
0x7441	P_TMR0_TGRB	0x0000	R/W				imer 0 Gene							
				Th - 40			imer 0 Gene							
0.7440		0,0000		1 ne 16-	bit register,		as either P			ture registe	ſ			
0x7442	P_TMR0_TGRC	0x0000	R				imer 0 Gene							
				The 16	hit registor		imer 0 Gene as either P\	0		ture registe	r			
0v7422		0x0000	D///	1116 10-	มนายังเยโ,						1			
0x7433	P_TMR1_TGRA	0x0000	R/W			Т	imer 1 Gene	eral Registe	r A					



							Bit I	ield				
Address	Function	Reset	R/W	B15	B14	B13	B12	B11	B10	B9	B8	
		value		B7	B6	B5	B4	B3	B2	B1	B0	
						T	imer 1 Gene	ral Registe	r A			
				The 16-	bit reaister.					ure reaiste	r	
0x7444	P_TMR1_TGRB	0x0000	R/W	B7 B6 B5 B4 B3 B2 B1 B0 Timer 1 General Register A The 16-bit register, functioning as either PWM output or input capture register Timer 1 General Register B Timer 1 General Register B Timer 1 General Register B								
••••				Timer 1 General Register B Timer 1 General Register B Timer 1 General Register C Timer 1 General Register C The 16-bit register, functioning as either PWM output or input capture register Timer 0 Buffer Register A Timer 0 Buffer Register A The timer buffer register is the double buffer for TGRA. When used as input capture function, the TCNT value is stored at the falling edge of input capture port. Timer 0 Buffer Register B Timer 0 Buffer Register B The timer buffer register is the double buffer for TGRB. When used as input capture function, the TCNT value is stored at the falling edge of input capture port. Timer 0 Buffer Register B Timer 0 Buffer Register C								
0x7445	P_TMR1_TGRC	0x0000	R/W			Ti	mer 1 Gene	ral Registe	r C			
						Ti	mer 1 Gene	ral Registe	r C			
				The 16-	bit register,	functioning	as either P\	VM output	or input capt	ure registe	r	
0x7450	P_TMR0_TBRA	0x0000	R			-	Timer 0 Buff	er Register	A			
						-	Timer 0 Buff	er Register	A			
				The time	er buffer re	gister is the	e double bu	ffer for TGI	RA. When u	ised as inp	out capture	
				function	, the TCNT	value is sto	red at the fa	lling edge o	of input capt	ure port.	-	
0x7451	P_TMR0_TBRB	0x000	R	R Timer 0 Buffer Register B Timer 0 Buffer Register B								
				The 16-bit register, functioning as either PWM output or input capture register R/W Timer 1 General Register B R/W Timer 1 General Register C R/W Timer 1 General Register C R/W Timer 1 General Register C The 16-bit register, functioning as either PWM output or input capture register R Timer 0 Buffer Register A The 16-bit register is the double buffer for TGRA. When used as input capture function, the TCNT value is stored at the falling edge of input capture port. R Timer 0 Buffer Register B The timer buffer register is the double buffer for TGRA. When used as input capture function, the TCNT value is stored at the falling edge of input capture port. R Timer 0 Buffer Register B The timer buffer register is the double buffer for TGRB. When used as input capture function, the TCNT value is stored at the falling edge of input capture port. R Timer 0 Buffer Register C The timer buffer register is the double buffer for TGRC. When used as input capture function, the TCNT value is stored at the falling edge of input capture port. R Timer 1 Buffer Register A Timer 1 Buffer Register A Timer 1 Buffer Register A The timer buffer register is the double buffer for TGRA. When used as input capture function, the TCNT value is stored at the falling edge of input capture port. R								
				The time	er buffer re	gister is the	e double bu	ffer for TGI	RB. When u	ised as inp	out capture	
				function	, the TCNT	value is sto	red at the fa	lling edge o	of input capt	ure port.		
0x7452	P_TMR0_TBRC	0x000	R			٦	Fimer 0 Buffe	er Register	С			
			Timer 0 Buffer Register C									
				The time	er buffer re	gister is the	e double bu	ffer for TGI	RC. When u	ised as inp	out capture	
				function	, the TCNT	value is sto	red at the fa	lling edge o	of input capt	ure port.		
0x7453	P_TMR1_TBRA	0x0000	R			-	Timer 1 Buff	er Register	A			
						-	Timer 1 Buff	er Register	A			
				The time	er buffer re	gister is the	e double bu	ffer for TGI	RA. When u	ised as inp	out capture	
				function	, the TCNT	value is sto	red at the fa	lling edge o	of input capt	ure port.		
0x7454	P_TMR1_TBRB	0x000	R			-	Timer 1 Buff	er Register	В			
						-	Timer 1 Buff	er Register	В			
				The time	er buffer re	gister is the	e double bu	ffer for TGI	RB. When u	ised as inp	out capture	
				function	, the TCNT	value is sto	red at the fa	lling edge o	of input capt	ure port.		
0x7455	P_TMR1_TBRC	0x000	R			7	Fimer 1 Buffe	er Register	С			
						٦	Timer 1 Buff	er Register	С			
				The time	er buffer re	gister is the	e double bu	ffer for TGI	RC. When u	ised as inp	out capture	
				function	, the TCNT	value is sto	red at the fa	lling edge o	of input capt	ure port.		
0x7435	P_TMR0_TPR	0xFFFF	R/W				Timer 0 Per	iod Registe	r			
							Timer 0 Per	iod Registe	r			
				The 16-	bit readable	/writable re	gister. It is	used to set	tup the perio	d interrupt	of timer.	
0x7436	P_TMR1_TPR	0xFFFF	R/W				Timer 1 Per	iod Registe	r			
							Timer 1 Per	iod Registe	r			
				The 16-	bit readable	/writable re	gister. It is	used to set	tup the perio	d interrupt	of timer.	



• TPM2 Timers control/status registers

	_	_					Bit F	ield			-	
Address	Register	Reset	R/W	B15	B14	B13	B12	B11	B10	В9	B8	
	Name	value		B7	B6	B5	B4	B3	B2	B1	B0	
0x7402	P_TMR2_Ctrl	0x0000	R/W	SP	СК		МС	DE		CL	EGS	
					CCLS		CKI	EGS		TMRPS		
				Configures	the selecti	ion of timer	clock source	ce, counter	clock edge	, counter cl	ear source,	
				counter cle	ar edge, ca	apture input	sample cloo	ck and time	r operating	modes		
0x7412	P_TMR2_IOCtrl	0x0000	R/W				_	-				
					IOBN	IODE			IOAN	NODE		
				Controls th	Controls the PWM output and input capture action type of TIO2A, and TIO2B pins							
0x7422	P_TMR2_INT	0x0000	R/W				-	-				
				TADSE	-	_	TPRIE		_	TGBIE	TGAIE	
				Enable or	disable A	/D convers	ion start re	equest by	TGRA com	pare matcl	h, interrupt	
				requests for period register compare match and input capture/compare match of TGRA or							of TGRA or	
				TGRB.								
0x7427	P_TMR2_Status	0x0000	R/W		I		-	-		1	1	
				TCDF	-	_	TPRIF		_	TGBIF	TGAIF	
				Indicates the event generation of a period registers compare match and input								
			_	capture/compare match of TGRA or TGRB								
0x7432	P_TMR2_TCNT	0x0000	R	Timer 2 Counter Register								
				Th - 40 hit			imer 2 Cour	Ŭ				
0x7446		0x0000	R/W	The To-Dit	readable re				according to	D INPUT CIOCK	S	
UX/440	P_TMR2_TGRA	0x0000	R/W				ner 2 Genei ner 2 Genei					
				The 16-bit	register fu				input captur	e register		
0x7447	P_TMR2_TGRB	0x0000	R/W				ner 2 Gener			e register		
oxi i ii		CACCCC					ner 2 Gener					
				The 16-bit	register, fui				input captur	re register		
0x7456	P_TMR2_TBRA	0x0000	R		0 /		Timer 2 Buff			0		
						1	Timer 2 Buff	er Register	A			
				The timer	buffer regi	ster is the	double buf	fer for TGI	RA. When	used as inp	out capture	
				function, th	ie TCNT va	lue is stored	d at the fallir	ng edge of i	input captur	e port.		
0x7457	P_TMR2_TBRB	0x0000	R	Timer 2 Buffer Register B								
				Timer 2 Buffer Register B								
				The timer	buffer regi	ster is the	double buf	fer for TGI	RB. When	used as inp	out capture	
				function, th	e TCNT va	lue is stored	d at the fallir	ng edge of i	input captur	e port.		
0x7437	P_TMR2_TPR	0xFFFF	R/W			Т	imer 2 Peri	od Register	r			
						Т	Timer 2 Peri	od Register	ſ			
				The 16-bit readable/writable register. It is used to setup the period interrupt of timer.								



• MCP 3/4 Timers control/status registers

	Pogistor	Post					Bit	Field		1	
Address	Register		R/W	B15	B14	B13	B12	B11	B10	B9	B8
	Name	value		B7	B6	B5	B4	B3	B2	B1	B0
0x7409	P_TPWM_Write	0x000	R/W					-	•		
										TMR4WE	TMR3WE
				Write 0x54	01 and 0x5	A03 to this	register to (enable timer	3 or 4 for ti		
0x740A	P_TMR_LDOK	0x000	R/W	11110 0/10/				-			
		UNUUU				ם וד	СНК			LDOK1	LDOK0
				To correct	y set the LD			01010' must	be written t		LDOIG
0x7403	P_TMR3_Ctrl	0x0000	R/W		<u>y set the EB</u> DINT			DDE			
0,7405		0,0000	1.7.0.0		CCLS			EGS		TMRPS	
				Configura	s the selecti	ion of timor					oor oouroo
				J J	upt frequend				CIUCK EUge	, counter ci	
0.7404		0x000	R/W		DINT						
0x7404	P_TMR4_Ctrl	0x000	R/VV							TMRPS	
				Carefierung	CCLS	in of times	_	EGS			
				J J	s the selecti				clock eage	, counter ci	ear source
0.7412		0x0000		TPR Inten	upt frequend	cy and time	operating	modes.			
0x7413	P_TMR3_IOCtrl	00000	R/W	IOBMODE IOAMODE							
				Controlo th				tion true of .		-	20 mine
0		00000		Controis tr	ne PWM cor	npare matci	n output ac	tion type of			3C pins.
0x7414 P_TMR4_IOCtrl		0x0000	R/W		IOD						
						10DE					10 ·
<u> </u>				Controls tr	ne PWM cor	npare matcl	n output ac	tion type of	1104A, 1104	B, and TIO	4C pins.
0x7423	P_TMR3_INT	0x000	R/W		İ		-				
				TADSE			TPRIE	TGDIE			
					disable A						n, interrup
07404		00000	DAA	requests to	or period rec	gister compa	are match a	ind compare	e match of T	GRD.	
0x7424	P_TMR4_INT	0x0000	R/W	TADOF			-	TODIE			
				TADSE	-		TPRIE	TGDIE			
					disable A						n, interrup
07400		0000	DAA	requests to	or period reg	gister compa	are match a	ind compare	e match of T	GRD.	
0x7428	P_TMR3_Status	0x000	R/W	TODE			TODIE	TODIE			
				TCDF			TPRIF	TGDIF			
					the event g				are match a	and compai	re match o
0 7400			D 444	IGRD. IN	ese flags sh	iow the intel	rrupt source	es.			
0x7429	P_TMR4_Status	0x000	R/W				-	_			
				TCDF		 	TPRIF	TGDIF			
					the event g			• ·	are match a	and compai	re match o
<u> </u>				IGRD. In	ese flags sh						
0x7428	P_TMR_Output	0x0000	R/W					TMR4DOE			
								TMR3DO			
					sables the	•	uts of MC	P3/4 timer	module. Th	e PWM ou	tput will b
0 7 / 2 =		0.000	-		dance if disa	abled.					
0x7407	P_TMR3_OutputCtrl	0x000	R/W	DUTY	POLP					WPWM	VPWM
				MODE							



		-					Bit F	ield				
Address	Register	Reset	R/W	B15	B14	B13	B12	B11	B10	B9	B8	
	Name	value		B7	B6	B5	B4	B3	B2	B1	B0	
				UPWM	SYNC)C	
					the PWM w							
0x7408	P_TMR4_OutputCtrl	0x0000	R/W	DUTY	POLP			_		WPWM	VPWM	
					UPWM SYNC WOC VOC UOC							
				Setting for	Setting for the PWM waveform output type of MCP4 timer.							
0x7460	P_TMR3_DeadTime	0x0000	R/W	_	DTWE	DTVE	DTUE					
				_	– DTP							
				Dead time	setting for N	MCP3 timer	outputs.	r				
0x7461	P_TMR4_DeadTime	0x000	R/W	_	DTWE	DTVE	DTUE		-	_		
				_				DTP				
				Dead time	setting for M	MCP4 timer	outputs.					
0x7466	P_Fault1_Ctrl	0x0000	R/W	OCE	OCIE	OCLS	OSF		-			
				FTPINE	FTPINIE	FTPINIF	-		FT	CNT		
				Fault contr	ol configura	tion setting	s for FTIN1.					
0x7467	P_Fault2_Ctrl	0x000	R/W	OCE	OCIE	OCLS	OSF			_		
				FTPINE	FTPINIE	FTPINIF	_		FT	CNT		
					ol configura		s for FTIN2					
0x746A	P_Fault1_Release	0x000	R/W	1 dait conti	or configura				etor			
077407		0,000	10.00									
				Fault 1 Flag Release Register								
				 Write 0x55AA then 0xAA55 sequentially to clear FTPINIF flag in P_Fault1_Ctrl register. Write 0xAA55 then 0x55AA sequentially to clear OSCSF flag in P_Fault1_Ctrl register. 								
0.7460	D. Fault2, Dalaasa	0x0000	R/W	2. White 0x	AA55 then						register.	
0x746B	P_Fault2_Release	00000	R/W					elease Regi				
				4 14/1 0				elease Regi				
									U U	_Fault2_Ctrl	0	
										Fault2_Ctrl		
0x7468	P_OL1_Ctrl	0x000	R/W		CNTSP	OL	.MD	OLST	RTTMB	RTPWM	RTOL	
				OLIE	OLIF		_		OL	CNT		
					control confi							
0x7469	P_OL2_Ctrl	0x000	R/W	OLEN	CNTSP	OL	.MD	OLST	RTTMB	RTPWM	RTOL	
				OLIE	OLIF		_		OL	CNT		
				Overload of	control confi	guration set	ttings for OL	.2.				
0x7433	P_TMR3_TCNT	0x0000	R			Т	imer 3 Cou	nter Registe	er			
						Т	ïmer 3 Cou	nter Registe	er			
				The 16-bit	readable re	gisters that	increment/o	decrement a	according to	input clocks		
0x7434	P_TMR4_TCNT	0x000	R	The 16-bit readable registers that increment/decrement according to input clocks Timer 4 Counter Register								
				Timer 4 Counter Register								
				The 16-bit readable registers that increment/decrement according to input clocks								
0x7448	P_TMR3_TGRA	0x0000	R/W					ral Register				
571 - 70		0,0000										
				Timer 3 General Register A The 16-bit readable/writable registers, functioning as PWM duty for TIO3A/TIO3D.								
0		00000										
0x7449	P_TMR3_TGRB	0x0000	R/W	<u>v</u>								
				Timer 3 General Register B								



	Devier						Bit F	ield				
Address	Register	Reset	R/W	B15	B14	B13	B12	B11	B10	В9	B8	
	Name	value		B7	B6	B5	B4	B3	B2	B1	B0	
				The 16-bit	readable/w	ritable regis	sters, functio	ning as PW	M duty for ∃	ΓΙΟ3Β/ΤΙΟ3	E.	
0x744A	P_TMR3_TGRC	0x000	R/W				mer 3 Gene					
							mer 3 Gene					
				The 16-bit	readable/w		sters, functio			TIO4C/TIO4	F.	
0x744B	P_TMR3_TGRD	0x000	R/W			Ti	mer 3 Gene	ral Register	D			
						Ti	mer 3 Gene	ral Register	D			
				Used as t	he ADC co	nversion st	art signal w	hen TCNT	counter va	lue match t	his register	
						mpare matc					-	
0x744C	P_TMR4_TGRA	0x000	R/W			Ti	mer 4 Gene	ral Register	A			
						Ti	mer 4 Gene	ral Register	A			
				The 16-bit	readable/w	ritable regis	sters, functio	ning as PW	M duty for T	[IO4A/TIO4	D.	
0x744D	P_TMR4_TGRB	0x000	R/W			Ti	mer 4 Gene	ral Register	В			
						Ti	mer 4 Gene	ral Register	В			
				The 16-bit	readable/w	ritable regis	sters, functio	ning as PW	M duty for T	TIO4B/TIO4	E.	
0x744E	P_TMR4_TGRC	0x000	R/W		Timer 4 General Register C							
					Timer 4 General Register C							
				The 16-bit	he 16-bit readable/writable registers, functioning as PWM duty for TIO4C/TIO4F.							
0x744F	P_TMR4_TGRD	0x000	R/W	Timer 4 General Register D								
				Timer 4 General Register D								
				Used as the ADC conversion start signal when TCNT counter value match this register								
				content or general compare match register.								
0x7458	P_TMR3_TBRA	0x000	R			1	imer 3 Buffe	er Register /	4			
						1	imer 3 Buffe	er Register /	4			
				The timer	buffer regis	ter is the do	uble buffer f	or TGRA.				
0x7459	P_TMR3_TBRB	0x0000	R				Timer 3 Buff	er Register	В			
						1	imer 3 Buffe	er Register I	3			
				The timer	buffer regis		uble buffer f					
0x745A	P_TMR3_TBRC	0x000	R				imer 3 Buffe					
							imer 3 Buffe		2			
				The timer	buffer regis		uble buffer f					
0x745C	P_TMR4_TBRA	0x000	R				imer 4 Buffe					
							Timer 4 Buffe		4			
			_	The timer	buffer regis		uble buffer f		_			
0x745D	P_TMR4_TBRB	0x000	R				imer 4 Buffe	-				
							imer 4 Buffe	<u> </u>	3			
0.7455			_	The timer	buffer regis		uble buffer f					
0x745E	P_TMR4_TBRC	0x000	R	Timer 4 Buffer Register C Timer 4 Buffer Register C								
				The Alasses					<i>.</i>			
0v7400		0	DAA	i ne timer	ouner regis		uble buffer f					
0x7438	P_TMR3_TPR	0xFFFF	R/W				Timer 3 Peri					
				The 40 kt	roodeblat		Timer 3 Peri			intorrunt of t	imor	
0.7400		0	DAA	The 16-bit	readable/w		ster. It is us			interrupt of t	imer.	
0x7439	P_TMR4_TPR	0xFFFF	R/W	ļ			Timer 4 Peri	oa Register				

© Sunplus Innovation Technology Inc. Proprietary & Confidential



	Register	Reset value	R/W	Bit Field								
Address Name	U			B15	B14	B13	B12	B11	B10	B9	B8	
	Name			B7	B6	B5	B4	B3	B2	B1	В0	
				Timer 4 Period Register								
				The 16-bit readable/writable register. It is used to setup the period interrupt of timer.								

• CMT timer control/status registers

	Deviator	Deset		Bit Field								
Address	Register Name	Reset value	R/W	B15	B14	B13	B12	B11	B10	B9	B8	
	Name	value		B7	B6	B5	B4	B3	B2	B1	В0	
0x7500	P_CMT_Start	0x0000	R/W					-				
					- ST1 ST0							
				CMT01 an	MT01 and CMT1 timers start or stop control register							
0x7501	P_CMT_Ctrl	0x000	R/W	CM1IF	CM1IF CM1IE – CKB							
				CM0IF								
				CMT0 and	CMT0 and CMT1 timers interrupt enable and clock selection register.							
0x7508	P_CMT0_TCNT	0x000	R	Compare Match Timer 0 Counter Register								
			Compare Match Timer 0 Counter Register									
				The 16-bit	readable re	gisters that	increment/c	lecrement a	according to	input clocks	3	
0x7509	P_CMT1_TCNT	0x000	R			Compare	Match Time	r 1 Counter	Register			
						Compare	Match Time	r 1 Counter	Register			
				The 16-bit	readable re	gisters that	increment/c	lecrement a	according to	input clocks	6	
0x7510	P_CMT0_TPR	0xFFFF	R/W			Compare	Match Time	er 0 Period	Register			
						Compare	Match Time	er 0 Period	Register			
				The 16-bit readable/writable register. It is used to setup the period interrupt of timer.								
0x7511	P_CMT1_TPR	0xFFFF	R/W			Compare	Match Time	er 1 Period	Register			
						Compare	Match Time	er 1 Period	Register			
				The 16-bit readable/writable register. It is used to setup the period interrupt of timer.								



5.3. Clock Generation Module (CGM)

The Clock Generation Module generates all the clock sources needed for system operation. It contains a crystal oscillator, PLL (Phase-Lock-Loop) circuit, external clock and clock monitoring circuit. Additionally, the built-in RC oscillator is dedicated to Power-on timer and flash control for writing operation.

5.3.1. Crystal Oscillator

The crystal oscillator uses crystal device for clock generation. The range is between $3M \sim 6MHz$. The oscillator output will be used as PLL clock source and the PLL circuit pumps the input clock to four times. Thus, if the 6MHz crystal is connected, the PLL output clock will be pumped to 24MHz.




Figure 5-5 The crystal circuit connection

5.3.2. Phase-lock Loop (PLL)

There is an on-chip PLL circuit available. The PLL takes a reference clock for generating system clock. The on-chip crystal clock is used as the reference clock of PLL circuit. The PLL output clock rate is four times of reference clock. During power-on or system reset or wake-up from standby, CPU will halt 16384 oscillator reference clocks (F_{IN}) for oscillator and PLL to be stable. The stable time is about 2.7ms when oscillator reference clock when oscillator clock is not available. Following diagram shows the relationship between crystal oscillator and PLL circuit.




Figure 5-6 PLL and external clock block diagram

5.3.3. External clock

The CLKS in P_System_Option can configure an external clock between 12MHz and 24MHz as the clock source. Figure 5-7 shows the connection of external clock from oscillator.




Figure 5-7 The external clock from oscillator connection

5.3.4. Clock Monitoring

A clock monitoring circuit is also available to detect whether the oscillator clock and system clock run normally. If a clock halt is detected, the twelve motor drive PWM pins (TIO3A~F and TIO4A~F) will be set to high-impedance state, regardless their pin function settings, and an interrupt will be issued to notify CPU. Remarkably, the state will be released only by power-on reset if the PWM pins are set to high-impedance state.






Figure 5-8 Clock Fail timing

• P_Clk_Ctrl (0x7007): System Clock Control Register

This register is used for monitoring CPU clock status.

The register is a	J									
B15	B14	B13	B2	B11	B10	b9	B8			
R/W	R/W	R	R	R	R	R	R			
0	0	0	0	0	0	0	0			
OSCSF	OSCIE	Reserved								

B7	B6	B5	B4	B3	Bb2	b1	B0			
R	R	R	R	R	R	R	R			
0 0 0 0 0 0 0 0										
	Reserved									

B15	OSCSF*	Oscillator status flag	Read 0: Oscillator operates normally	Read 1: Oscillator failed
			Write 1: Clear this flag	
B14	OSCIE	Oscillator fail interrupt	0: Disable	1: Enable
		enable bit		
B10-8	Reserved			

*: write "1" to clear this flag



5.3.5. RC Oscillator

The 200KHz clock that is derived from build-in oscillator is provided for power-on timer and flash controller to generate the necessary control signals meeting the timing specifications of flash erasing and programming. It can be disabled in either sleep mode or standby mode for power saving.

5.4. Power Saving Modes

There are three operating modes available in this device: Normal mode, Wait mode, and Standby mode.

Normal mode

When device operates in normal mode, it consumes the maximum power, and all peripherals can be used.

Wait mode

Both of CPU and watchdog are powered-down in wait mode to decrease CPU power consumption. Other peripherals keep their previous states and are operable. When waking up, CPU will resume and execute next instruction. Figure 5-9 shows the Wait mode timing. Table 5-5 shows the relationship between power saving mode and related operation.

Standby mode

All modules are disabled in this mode. Power consumption is minimized in this mode. When waking-up, CPU will reset and back to normal operation mode. Other peripherals can be turned off individually by software. Note that if TPM (Timer/PWM Module) channel 3 or channel 4 has been set to PWM output mode, the device will not enter Wait mode or Standby mode. Figure 5-10 shows the Standby mode timing.

Table 5-5 the relationship between mode and operation

	Wait	Standby
CPU	OFF	OFF
PLL	ON	OFF
Peripherals	ON	OFF
Wakeup from	Next instruction	Reset CPU




Figure 5-9 Wait mode timing






Figure 5-10 Standby mode timing

5.4.1. Wake-up Sources

The wake-up event may come from the following sources (total 28 sources):

Timer/PWM Module

- Channel 0: TPR_0, TGRA_0, TGRB_0, TGRC_0, Position detection change, overflow, underflow
- Channel 1: TPR_1, TGRA_1, TGRB_1, TGRC_1, Position detection change, overflow, underflow
- Channel 2: TPR_2, TGRA_2, TGRB_2
- Channel 3: TPR_3, TGRD_3
- Channel 4: TPR_4, TGRD_4

Compare Match Timer

- Channel 0: CMT_0 compare match
- Channel 1: CMT_1 compare match
- <u>10</u>
- Key change

External Interrupt

- EXINTO
- EXINT1

Serial Communication Interface

- UART
- SPI



• P_Wakeup_Ctrl (0x700F) : Wake-up Control Register

B15	B14	B13	B12	B11	B10	В9	B8			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
0	0	0	0	0	0	0	0			
KEYWE	E UARTWE	SPIWE	EXT1WE	EXTOWE		Reserved	-			
B7	B6	B5	B2	B1	В0					
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
0	0	0	0	0	0	0	0			
TPM2W	E PDC1WE	PDC0WE	Res	erved						
B15	KEYWE	Key-change wake-u	ey-change wake-up enable bit 0: Disable 1: Enable							
B14	UARTWE	UART wake-up ena	ble bit		0	: Disable	1: Enable			
B13	SPIWE	SPI wake-up enable	e bit		0: Disable 1: Enable					
B12	EXT1WE	External interrupt 1	wake-up enable b	vit	0	: Disable	1: Enable			
B11	EXT0WE	External interrupt 0	wake-up enable b	bit	0	: Disable	1: Enable			
B10-8	Reserved									
B7	TPM2WE	TPM channel 2 wak	e-up enable bit		0	: Disable	1: Enable			
B6	PDC1WE	PDC channel 1 wak	e-up enable bit		0	: Disable	1: Enable			
B5	PDC0WE	PDC channel 0 wak	e-up enable bit		0	: Disable	1: Enable			
B4	CMTWE	Compare match tim	er wake-up enable	e bit	0	: Disable	1: Enable			
B3-0	Reserved									

• P_Wait_Enter (0x700C) : Wait-mode Entrance Registe

B15	B14	B13	B12	B11	B10	В9	B8				
W	W	W	W	W	W	W	W				
0	0	0	0	0	0	0	0				
	WaitCMD										

B7	B6	B5	B4	В3	B2 W	B1 W	B0 R/W		
W	W	W	W	W					
0	0	0	0	0	0	0	0		
WaitCMD									

B15-0	WaitCMD	Wait-mode Entrance/Status flag	1.	Write 0x5005 to enter wait mode (CPU off, PLL on).
			2.	Write 0x0001 will clear wait flag.
			3.	Read 0x0001 indicates that it is wake-up from wait mode.
			4.	Note that to enter Wait mode, MCP channel 3 or 4 must not be set to \ensuremath{PWM}
				output mode. In ICE mode, SPMC75F2413A cannot enter into wait mode.



• P_Stdby_Enter (0x700E) : Standby-mode Entrance Register

	7=	\ <i>i</i>		0				
E	315	B14	B13	B12	B11	B10	В9	B8
	W	W	W	W	W	W	W	W
	0	0	0	0	0	0	0	0
				Stdb	yCMD			
	B7	B6	B5	B4	B3	B2	B1	В0
	W	W	W	W	W	W	W	R/W
	0	0	0	0	0	0	0	0
				Stdb	yCMD			
B15-0	StdbyCM	D Standby-mode	e Entrance/Status	flag 1. Write	0xA00A to enter st	andby mode (CPL	J off, PLL off).	
				2. Write	0x0001 will clear s	tandby flag.		
				3. Read	0x0001 indicates t	hat it is wake-up fi	rom Standby mod	le.
	4. Note that to enter Standby mode, MCP channel 3 or 4 must not be set to							
						-		
					output mode. In	ICE IIIOUE, SP	NIC/3F2413A Ca	
				standt	y mode.			

5.5. Interrupt

The SPMC75F2413A has 38 interrupt sources. These 38 interrupt sources can be grouped into two types, FIQ (Fast Interrupt Request) and IRQ0~IRQ7 (Interrupt request). Besides, the SPMC75F2413A also implements a software interrupt, BREAK. The priority of BREAK, FIQ, and IRQ is as follows: BREAK > FIQ > IRQ 0 > IRQ 1 > IRQ 2 > IRQ 3 > IRQ 4 > IRQ 6 > IRQ 7. The BREAK and FIQ have higher priority than IRQ. An IRQ can be interrupted by a FIQ, BREAK, or another IRQ that has higher priority. An FIQ can only be interrupted by BREAK. If IRQNEST mode is off and more than two IRQ occurred, the priority of IRQ are IRQ0, IRQ1, and IRQ2IRQ7. However, if a lower priority IRQ occurred first, even a higher priority IRQ cannot interrupt the existed IRQ. For example, if IRQ4 is occurred first, IRQ3 is unable to interrupt IRQ4. The priority takes over only when two IRQ occurred concurrently. If IRQNEST mode is on, a higher priority IRQ can interrupt the lower priority IRQ occurred first. For example, if IRQ4 is occurred first, IRQ3 is able to interrupt IRQ4. The current interrupts are listed in Table 5-6. In this table, it shows the interrupt sources, interrupt name, IRQ number and FIQ selection.

5.5.1. Interrupt Source

The interrupt may come from the following sources (total 38 sources):

Timer/PWM Module

- Channel 0: TPR_0, TGRA_0, TGRB_0, TGRC_0, Position detection change, overflow, underflow
- Channel 1: TPR_1, TGRA_1, TGRB_1, TGRC_1, Position detection change, overflow, underflow
- Channel 2: TPR_2, TGRA_2, TGRB_2
- Channel 3: TPR_3, TGRD_3
- Channel 4: TPR_4, TGRD_4

Compare Match Timer

- Channel 0: CMT_0 compare match
- Channel 1: CMT_1 compare match

<u>10</u>

Key change

A/D Converter

Conversion finished

External Interrupt

- EXINT0
- EXINT1

Serial Communication Interface

- UART
- SPI

Fault Protection

- FTINT1
- FTINT2
- Output short

Clock Monitoring

- Oscillator fail



Table 5-6 Interrupt sources of each IRQ level

IRQ Level	Register Cl	neck Interrupt Flag	Name	Description
	P_INT_Status.FTIF	or P_Fault1_Ctrl.FTPINIF	FTIN1_INT	Fault input pin 1 interrupt
	P_INT_Status.FTIF	or P_Fault2_Ctrl.FTPINIF	FTIN2_INT	Fault input pin 2 interrupt
	P_INT_Status.FTIF	or P_Fault1_Ctrl.OSF	OS1_INT	Output short 1 interrupt
IRQ0 (highest)	P_INT_Status.FTIF	or P_Fault2_Ctrl.OSF	OS2_INT	Output short 2 interrupt
	P_INT_Status.OLIF	or P_OL1_Ctrl.OLIF	OL1_INT	Overload pin 1 interrupt
	P_INT_Status.OLIF	or P_OL2_Ctrl.OLIF	OL2_INT	Overload pin 2 interrupt
	P_INT_Status.OSCSF	or P_Clk_Ctrl. OSCSF	OSCF_INT	Oscillator failed interrupt
	P_INT_Status.PDC0IF	or P_TMR0_Status.TPRIF	TPR0_INT	Timer 0 TPR interrupt
	P_INT_Status.PDC0IF	or P_TMR0_Status.TGAIF	TGRA0_INT	Timer 0 TGRA interrupt
	P_INT_Status.PDC0IF	or P_TMR0_Status.TGBIF	TGRB0_INT	Timer 0 TGRB interrupt
IRQ1	P_INT_Status.PDC0IF	or P_TMR0_Status.TGCIF	TGRC0_INT	Timer 0 TGRC interrupt
	P_INT_Status.PDC0IF	or P_TMR0_Status.PDCIF	PDC0_INT	Timer 0 position detection change interrupt
	P_INT_Status.PDC0IF	or P_TMR0_Status.TCVIF	TCV0_INT	Timer 0 counter overflow interrupt
	P_INT_Status.PDC0IF	or P_TMR0_Status.TCUIF	TUV0_INT	Timer 0 counter underflow interrupt
	P_INT_Status.PDC1IF	or P_TMR1_Status.TPRIF	TPR1_INT	Timer 1 TPR interrupt
	P_INT_Status.PDC1IF	or P_TMR1_Status.TGAIF	TGRA1_INT	Timer 1 TGRA interrupt
	P_INT_Status.PDC1IF	or P_TMR1_Status.TGBIF	TGRB1_INT	Timer 1 TGRB interrupt
IRQ2	P_INT_Status.PDC1IF	or P_TMR1_Status.TGCIF	TGRC1_INT	Timer 1 TGRC interrupt
	P_INT_Status.PDC1IF	or P_TMR1_Status.PDCIF	PDC1_INT	Timer 1 position detection change interrupt
	P_INT_Status.PDC1IF	or P_TMR1_Status.TCVIF	TCV1_INT	Timer 1 counter overflow interrupt
	P_INT_Status.PDC0IF	or P_TMR1_Status.TCUIF	TUV1_INT	Timer 1 counter underflow interrupt
	P_INT_Status.MCP3IF	or P_TMR3_Status.TPRIF	TPR3_INT	Timer 3 TPR interrupt
IRQ3	P_INT_Status.MCP3IF	or P_TMR3_Status.TGDIF	TGRD3_INT	Timer 3 TGRD interrupt
INQS	P_INT_Status.MCP4IF	or P_TMR4_Status.TPRIF	TPR4_INT	Timer 4 TPR interrupt
	P_INT_Status.MCP4IF	or P_TMR4_Status.TGDIF	TGRD4_INT	Timer 4 TGRD interrupt
	P_INT_Status.TPM2IF	or P_TMR2_Status.TPRIF	TPR2_INT	Timer 2 TPR interrupt
IRQ4	P_INT_Status.TPM2IF	or P_TMR2_Status.TGAIF	TGRA2_INT	Timer 2 TGRA interrupt
	P_INT_Status.TPM2IF	or P_TMR2_Status.TGBIF	TGRB2_INT	Timer 2 TGRB interrupt
IDOS	P_INT_Status.EXT0IF		EXT0_INT	External 0 interrupt
IRQ5	P_INT_Status.EXT1IF		EXT1_INT	External 1 interrupt
	P_INT_Status.UARTIF	or P_UART_Status.RXIF	UART_RX_INT	UART receive complete interrupt
IDOC	P_INT_Status.UARTIF	or P_UART_Status.TXIF	UART_TX_INT	UART transmit ready interrupt
IRQ6	P_INT_Status.SPIIF	or P_SPI_RxStatus.SPIRXIF	SPI_RX_INT	SPI receive interrupt
	P_INT_Status.SPIIF	or P_SPI_TxStatus.SPITXIF	SPI_TX_INT	SPI transmit interrupt
	P_INT_Status.KEYIF		IOKEY_INT	IO Key change interrupt
IRQ7	P_INT_Status.ADCIF	or P_ADC_Ctrl.ADCIF	ADC_INT	ADC conversion complete interrupt
(Lowest)	P_INT_Status.CMTIF	or P_CMT_Ctrl.CM0IF	CMT0_INT	Compare match timer 0 interrupt
	P_INT_Status.CMTIF	or P_CMT_Ctrl.CM1IF	CMT1_INT	Compare match timer 1 interrupt



5.5.2. Interrupt procedure

When the interrupt event occurred, the status is recorded and cleared only by write "1" to clear.

If the event occurs and interrupt enable bit has been set, the CPU will entering interrupt request (IRQ) procedure as follows:

- CPU jumps to interrupt vector to look up the address of corresponding interrupt service routine.
- 2. Push the data in SR (Status register) and the return address in PC (Program Counter register) to stack memory.
- 3. CPU jumps to the address of service routine to execute program and clear interrupt flag.
- 4. Pop the data in SR register to restore the system status. Pop the return address to PC.
- 5. CPU returns to the original address and keep executing the program.

System clock Write 1 to clear this flag EXT0IF Ć ď EXT0IE 7 5 IRQ selection 7 fffd Address bus p-2 n n+1 m p-2 р **n+**1 pp-1 CPU looks up the CPU jumps to the CPU jumps to the return address interrupt vector of IRQ5 gotten address m ¥ D Data bus D n+1 n+1 m CPU retains the return address CPU restores the data in SR to stack and the data in SR to stack memory and the return address memory CPU read d CPU write ď SP[15:0] **p-1** p-2 p-3 p-2 p-1 PC[15:0] n+1 **n+**1 n m

The timing diagram of interrupt procedure and stack operation is as the following Figure 5-11 and Figure 5-12, respectively.

Figure 5-11 Interrupt procedure timing






Figure 5-12 Stack memory operation with interrupt procedure

• P_INT_Status (0x70A0): Interrupt Status Register

This register is a look-up table for all interrupts status flags. Most status flags are composed of some flags. Please refer to Table 5-6 for detail. Only the KEYIF, EXT1IF and EXT0IF can write '1' to

clear these flags. Others are the status flags from other registers and read only.

B15	B14	B13	B12	B11	B10	B9	B8
R/W	R	R	R/W	R/W	R	R	R
0	0	0	0	0	0	0	0
KEYIF	UARTIF	SPIIF	EXT1IF	EXT0IF	ADCIF	MCP4IF	MCP3IF

B7	B6	B5	B4	B3	B2	B1	B0
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
TPM2IF	PDC1IF	PDC0IF	CMTIF	Reserved	OLIF	OSCSF	FTIF

B15	KEYIF*	Key-change interrupt status flag	0: Not occurred	1: Has occurred
B14	UARTIF	UART interrupt status flag	0: Not occurred	1: Has occurred
B13	SPIIF	SPI interrupt status flag	0: Not occurred	1: Has occurred
B12	EXT1IF*	External interrupt 1 status flag	0: Not occurred	1: Has occurred
B11	EXT0IF*	External interrupt 0 status flag	0: Not occurred	1: Has occurred
B10	ADCIF	A/D-converter interrupt status flag	0: Not occurred	1: Has occurred
B9	MCP4IF	MCP4 Timer 4 interrupt status flag	0: Not occurred	1: Has occurred
B8	MCP3IF	MCP3 Timer 3 interrupt status flag	0: Not occurred	1: Has occurred
B7	TPM2IF	TPM2 Timer 2 interrupt status flag	0: Not occurred	1: Has occurred
B6	PDC1IF	PDC Timer 1 interrupt status flag	0: Not occurred	1: Has occurred



B5	PDC0IF	PDC Timer 0 interrupt status flag	0: Not occurred	1: Has occurred
B4	CMTIF	Compare match timer interrupt status flag	0: Not occurred	1: Has occurred
В3	Reserved			
B2	OLIF	Overload interrupt status flag	0: Not occurred	1: Has occurred
B1	OSCSF	Oscillator status flag	0: Oscillator normal	1: Oscillator failed
В0	FTIF	Fault protection interrupt status flag	0: Not occurred	1: Has occurred

*: write '1' to clear this flag

• P_INT_Priority (0x70A4): IRQ and FIQ Priority Selection Register

This port can set interrupt source as IRQ or FIQ. The default set as FIQ at P_INT_Priority. interrupt source is IRQ. Note: Only one of interrupt source can be

interrupt source i							
B15	B14	B13	B12	B11	B10	B9	B8
R/W	R/W	R/W	R	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
KEYIP	UARTIP	SPIIP	Reserved	EXTIP	ADCIP	MCP4IP	MCP3IP

B7	B6	B5	B4	B3	B2	B1	В0
R/W	R/W	R/W	R/W	R	R	R/W	R/W
0	0	0	0	0	0	0	0
TPM2IP	PDC1IP	PDC0IP	CMTIP	Reserved	OLIP	OSCIP	FTIP

r				
B15	KEYIP	Key-change interrupt priority select bit	0: IRQ7	1: FIQ
B14	UARTIP	UART interrupt priority select bit	0: IRQ6	1: FIQ
B13	SPIIP	SPI interrupt priority select bit	0: IRQ6	1: FIQ
B12	Reserved			
B11	EXTIP	External interrupt priority select bit	0: IRQ5	1: FIQ
B10	ADCIP	ADC interrupt priority select bit	0: IRQ7	1: FIQ
В9	MCP4IP	MCP Timer 4 interrupt priority select bit	0: IRQ3	1: FIQ
B8	MCP3IP	MCP Timer 3 interrupt priority select bit	0: IRQ3	1: FIQ
B7	TPM2IP	TPM Timer 2 interrupt priority select bit	0: IRQ4	1: FIQ
B6	PDC1IP	PDC Timer 1 interrupt priority select bit	0: IRQ2	1: FIQ
B5	PDC0IP	PDC Timer 0 interrupt priority select bit	0: IRQ1	1: FIQ
B4	CMTIP	CMT interrupt priority select bit	0: IRQ7	1: FIQ
В3	Reserved			
B2	OLIP	Overload interrupt priority select bit	0: IRQ0	1: FIQ
B1	OSCIP	Oscillator fail interrupt priority select bit	0: IRQ0	1: FIQ
В0	FTIP	Fault protection interrupt priority select bit	0: IRQ0	1: FIQ



• P_MisINT_Ctrl (0x70A8): Miscellaneous Interrupt Control Register

his port carrie	set to enable inter	rupt. Write "1" to	o any bit to enable	e the interrupt.			
B15	B14	B13	B12	B11	B10	B9	B8
R/W	R/W	R/W	R/W	R/W	R	R	R
0	0	0	0	0	0	0	0
KEYIE	EXT1MS	EXT0MS	EXT1IE	EXT0IE	Reserved		
B7	B6	B5	B4	B3	B2	B1	В0
B7 R	B6 R	B5 R	B4 R	B3 R	B2 R	B1 R	B0 R
	-						-
	-		R 0				

B15	KEYIE	Key-change interrupt enable bit	0: Disable	1: Enable
B14	EXT1MS	External interrupt 1 trigger edge select bit	0: Falling edge trigger	1: Rising edge trigger
B14	EXTOMS	External interrupt 0 trigger edge select bit	0: Falling edge trigger	1: Rising edge trigger
B12	EXT1IE	External interrupt 1 enable bit	0: Disable	1: Enable
B11	EXTOIE	External interrupt 0 enable bit	0: Disable	1: Enable
B10-B0	Reserved			

5.6. Reset Management

In SPMC75F2413A, the reset logic is used for leading MCU into a known state when device operates abnormally. The source of reset can be determined by using the reset status bits. The reset circuit can be used for increasing system reliability.

5.6.1. Power on reset (POR)

A power-on reset is generated when VDD rising is detected. When VDD is rising to acceptable level, the power-up timer starts counting. After finish counting 16384 crystal clock ticks, system reset will be released and CPU starts operating.

5.6.2. External reset

By pulling external reset pin RESETB to VSS, system reset will be generated and will be released after 16384 crystal clocks.




Figure 5-13 External reset circuit






Figure 5-14 Power-on reset, external reset and power-up timer timing

5.6.3. Low voltage reset (LVR)

When power supply voltage drops below 4.09V, a low voltage reset will be issued. When LVR is asserted, a system reset will be generated. CPU and all peripherals will be reset. When supply voltage up to 4.19V, device will leave reset status. Figure 5-15 shows the low voltage reset timing.

5.6.4. Watchdog timer reset (WDTR)

On-chip watchdog circuitry makes the device entering into reset when the MCU goes into unknown state and without any watchdog clearance. This function ensures the MCU does not continue to work in abnormal condition. When "0xA005" is written into P_WatchDog_Clr(W) (0x700B), the watchdog

timer will be cleared and continue to count. If P_WatchDog_Clr is not written between watchdog overflow intervals, the device will be forced into reset state.

Figure 5-16 shows the watchdog timer reset timing.

5.6.5. Illegal address reset (IAR)

The device offers an illegal address reset for preventing system from accessing illegal address. When an illegal address is being accessed, a CPU reset will be generated.

Figure 5-17 shows illegal address reset timing.

5.6.6. Illegal instruction reset (IIR)

When an invalid instruction is being decoded by CPU, an illegal instruction reset will be issued and reset CPU.

Figure 5-18 shows the illegal instruction reset timing.

Following table shows the effected modules of different reset sources.

Table 5-7	Reset	source	and	effected	modules
-----------	-------	--------	-----	----------	---------

Reset Source	CPU	Peripheral
External Reset Pin	V	V
Power-on Reset	V	V
Watchdog Reset	V	Option ※
Low Voltage Reset	V	V



Reset Source	CPU	Peripheral
Illegal Address Reset	V	-
Illegal Instruction Reset	V	_

% Please refer to P_WatchDog_Ctrl for details




Figure 5-15 Low voltage reset timing






Figure 5-16 Watchdog timer reset timing










Figure 5-18 Illegal instruction reset timing

• P_Reset_Status(0x7006): Reset Status Register

This register shows the flag of reset status for firmware checking.

B15	B14	B13	B12	B11	B10	В9	B8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
			FC	СНК			
B7	B6	B5	B4	B3	B2	B1	В0
R	R/W	R/W	R	R/W	R/W	R/W	R/W

R	R/W	R/W	R	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
Deserved			Deserved	LVRF	WDRF	PORF	
Reserved	IIRF	IARF	Reserved	LVKF	WDRF	PORF	EXTRF

B15-8	FCHK	Flag clear check bits pattern. To properly clear reset flags, these bits must be written to '0x55'. Otherwise,						
		the flags will not be cleared. These bits will be read as 'C)'					
B7	Reserved							
B6	IIRF	Illegal instruction reset flag	0: Not occurred	1: Occurred				
B5	IARF	Illegal address reset flag	0: Not occurred	1: Occurred				
B4	Reserved							
B3	LVRF	Low voltage reset flag	0: Not occurred	1: Occurred				
B2	WDRF	Watchdog reset flag	0: Not occurred	1: Occurred				



B1	PORF	Power-on reset flag	0: Not occurred	1: Occurred
B0	EXTRF	External reset pin reset flag		

5.7. General Purpose I/O Ports (GPIO)

General purpose I/O ports allow the device to communicate with other devices. To add flexibility and functionality to a device, some parts of I/O pins are multiplexed with an alternative function. These functions can be switched through appropriate registers. For most general I/O ports, the I/O structure contains five parts: data, buffer, direction, attribution, latch and special function enable registers.

Four programmable I/O ports are available in the device: Port A, Port B, Port C, and Port D. Each I/O pin on these 4 ports can be bit-by-bit configured by software programming. Except Port D, almost every I/O pin on these 4 ports can be programmed as special function. In other words, many special function control signals share with I/O ports.




Figure 5-19 shows the structure of a typical I/O ports. The open-drain configuration can be achieved by setting the registers of direction, attribution and buffer as the following table.

Table 5-8 Open-drain Configuration

Direction	Attribution	Buffer	Open drain Function
0	1	0	Output high
1	1	0	Output low

Table 5-9 I/O Configuration

Direction	Attribution	Data	Function	Keychange	Description
0	0	0	Pull Low	Yes	Input with pull low
0	0	1	Pull High	Yes	Input with pull high
0	1	0	Float _{**}	Yes	Input with float
0	1	1	Float	No	Input with float
1	0	0	Inverted	No	Output with data inverted (write "0" to the Data Port and will output "1" to the I/O pad)
1	0	1	Inverted	No	Output with data inverted (write "1" to the Data Port and will output "0" to the I/O pad)
1	1	0	Not Inverted	No	Output with buffer (data not inverted)
1	1	1	Not Inverted	No	Output with buffer (data not inverted)

*Default: Input with floating when power on






Figure 5-19 IO structure diagram

All output ports contain a register P_IOx_Buffer (x=A,B,C,D). Therefore, the output data are retained by the register. There are two methods to write data into P_IOx_Buffer. One is P_IOx_Buffer(W), the other is P_IOx_Data(W) (x=A,B,C,D). P_IOx_Data(W) and P_IOx_Buffer(W) have the same result exactly. However, P_IOx_Buffer(R) reads the data stored in P_IOx_Buffer. P_IOx_Data(R) reads the input port: Port A, Port B, PortC and PortD, respectively. As a result, user should pay more attention to the operations on P_IOx_Data. For example, the data in P_IOx_Buffer and data from P_IOx_Data(R) may be different. The P_IOx_Buffer will be altered incorrectly if the bit operations SETB, CLRB and INVB are performed on P_IOx_Data. Therefore, it is suggested that user should perform the bit operations on P_IOX_Buffer (x=A,B,C,D) exclusively.

Please refer to Figure 5-20. None of the input ports has a register. Therefore, the input data is desirable to be retained on the input port until it is read in, or read several times and acquire average data before being processed. The input/output timing of Port A is shown as follows.

Large Driving Pins

IOA[15:8], IOB[15:12], IOB[5:0], IOC[3:0], and IOC[15:10], total 28 I/O ports support large-current output capability that can direct drive LED.

Key-change Interrupt Pins

There are 8 I/O ports, IOA[15:8], support key-change function. Each I/O port can be enable/disable separately. The key-change function is enabled by setting the appropriate direction, attribution and buffer configuration as listed on Table 5-9 and setting P_IOA_KCER to enable the IO port used as key-change source. Next, P_IOA_Latch(R) should be performed to latch the value of Port A. The key-change event occurs if the Port A is different from the value that have stored into P_IOA_Latch. Additionally, the key-change event occurs once until P_IOA_Latch(R) is performed again, which is called one shot. The operation of key-change IOA15 is shown as Figure 5-21.






Figure 5-20 GPIO input/output timing




Figure 5-21 Keychange timing

• P_IOA_Data (0x7060) : IO Port A Data Register

Write data into the data register and read data from the I/O pad. Writing data into P_IOA_Data will be the same as writing into data, bit operation instruction should apply at P_IOA_Buffer instead of P_IOA_Data.

P_IOA_Buffer. To	P_IOA_Buffer. To prevent unwanted operation at unmodified bit											
B15	B14	B13	B12	B11	B10	B9	B8					
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
0	0	0	0	0	0	0	0					
			P_IOA	_Data								



B7	B6	B5	B4	B3	B2	B1	B0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
			P_IOA	_Data			

• P_IOA_Buffer (0x7061) : IO Port A Buffer Register

Reading means to read data from data register. Write data into P_IOA_Buffer will be the same as writing into P_IOA_Data.

B15	B14	B13	B12	B11	B10	B9	B8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
			P IOA	Buffer			

B7	B6	B5	B4	B3	B2	B1	B0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
			P IOA	Buffer			

Note: The reading of P_IOA_Data (R)(0x7060) and P_IOA_Buffer (R)(0x7061) is through different physical path. The data is from I/O pad by reading P_IOA_Data (R)(0x7060). The data is form I/O buffer by reading P_IOA_Buffer (R)(0x7061).

• P_IOA_Dir (0x7062) : IO Port A Direction Register

Read/Write direction vector from/into the Direction Register.

B15	B14	B13	B12	B11	B10	B9	B8		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
0	0	0	0	0	0	0	0		
P_IOA_Dir									

B7 B6 B5 Β4 В3 B2 B1 B0 R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0 P_IOA_Dir

• P_IOA_Attrib (0x7063) : IO Port A Attribute Register

Read/Write attribute vector from/into the Attribute Register.

B15	B14	B13	B12	B11	B10	В9	B8			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
1	1	1	1	1	1	1	1			
	P_IOA_Attrib									
B7	B6	B5	B4	B3	B2	B1	В0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
1	1	1	1	1	1	1	1			
	P_IOA_Attrib									

• P_IOA_Latch (0x7064) : IO Port A Latch Register

Read this port to latch data on the I/O PortA for key change wakeup before getting into sleep mode.

B15	B14	B13	B12	B11	B10	B9	B8	
R	R	R	R	R	R	R	R	
0	0	0	0	0	0	0	0	
P_IOA_Latch								

© Sunplus Innovation Technology Inc. Proprietary & Confidential



B7	B6	B5	B4	B3	B2	B1	B0			
R	R	R	R	R	R	R	R			
0	0	0	0	0	0	0	0			
	Reserved									

• P_IOA_SPE (0x7080) : IO Port A Special Function Enable Register

, <u> </u>	<i>x</i> 1000) + 10 1 010	A opeoidi i dilot	ion Enable Regis				
B15	B14	B13	B12	B11	B10	В9	B8
R	R/W	R/W	R/W	R/W	R/W	R/W	R
0	0	0	0	0	0	0	0
Reserved	TCLKDEN	TCLKCEN	TCLKBEN	TCLKAEN	TIO2BEN	TIO2AEN	Reserved
B7	B6	B5	B4	B3	B2	B1	B0
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
			Deer	anuad			

Reserved

B15	Reserved			
B14	TCLKDEN	External clock D input pin	0: Disable	1: Enable
B13	TCLKCEN	External clock C input pin	0: Disable	1: Enable
B12	TCLKBEN	External clock B input pin	0: Disable	1: Enable
B11	TCLKAEN	External clock A input pin	0: Disable	1: Enable
B10	TIO2BEN	P_TMR2_TGRB input capture input/PWM output enable	0: Disable	1: Enable
B9	TIO2AEN	P_TMR2_TGRA input capture input/PWM output enable	0: Disable	1: Enable
B8-0	Reserved			

• P_IOA_KCER (0x7084) : IO Port A Key Change Enable Register

	(
B15	B14	B13	B12	B11	B10	В9	B8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
KC15EN	KC14EN	KC13EN	KC12EN	KC11EN	KC10EN	KC9EN	KC8WE
D 7	De	DE	D4	D2	D2	D1	DO

B7	B6	B5	B4	B3	B2	B1	B0		
R	R	R	R	R	R	R	R		
0	0	0	0	0	0	0	0		
Reserved									

B15	KC15EN	PortA.15 Key change enable	0: Disable	1: Enable
B14	KC14EN	PortA.14 Key change enable	0: Disable	1: Enable
B13	KC13EN	PortA.13 Key change enable	0: Disable	1: Enable
B12	KC12EN	PortA.12 Key change enable	0: Disable	1: Enable
B11	KC11EN	PortA.11 Key change enable	0: Disable	1: Enable
B10	KC10EN	PortA.10 Key change enable	0: Disable	1: Enable
B9	KC9EN	PortA.9 Key change enable	0: Disable	1: Enable
B8	KC8EN	PortA.8 Key change enable	0: Disable	1: Enable
B7-0	Reserved			



• P_IOB_Data (0x7068) : IO Port B Data Register

Write data into da	ata register and re	ead from I/O pad.	Writing data	prevent unwar	ited operation at	unmodified bit da	ata, bit operation		
into P_IOB_Data	will be the same a	as writing into P_I	OB_Buffer. To	instruction should apply at P_IOB_Buffer instead of P_IOB_Data.					
B15	B14	B13	B12	B11	B10	B9	B8		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
0	0	0	0	0	0	0	0		
			P_IOB	_Data					
B7	B6	B5	B4	B3	B2	B1	B0		

R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0

P_IOB_Data

• P_IOB_Buffer (0x7069) : IO Port B Buffer Register

Write data into the data register and read data from the I/O buffer. P_IOB_Data.

Writing data into P_IOB_Buffer will be the same as writing into B15 B12 B10 B8 B14 B13 B11 В9 R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0 P_IOB_Buffer

B7	B6	B5	B4	B3	B2	B1	В0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
0	0	0	0	0	0	0	0		
P_IOB_Buffer									

Note: The reading of P_IOB_Data (R)(0x7068) and P_IOB_Buffer (R)(0x7069) is through different physical path. The data is from I/O pad by reading P_IOB_Data (R)(0x7068). The data is form I/O buffer by reading P_IOB_Buffer (R)(0x7069).

• P_IOB_Dir (0x706A) : IO Port B Direction Register

Read/Write direction vector from/into the Direction Register.

			egieten				
B15	B14	B13	B12	B11	B10	B9	B8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
			P_IO	B_Dir			
B7	B6	B5	B4	B3	B2	B1	B0

B7	B6	B5	B4	B3	B2	B1	B0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
0	0	0	0	0	0	0	0			
P_IOB_Dir										

• P_IOB_Attrib (0x706B) : IO Port B Attribute Register

Read/Write attribute vector from/into the Attribute Register.

B15	B14	B13	B12	B11	B10	B9	B8		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
1	1	1	1	1	1	1	1		
P_IOB_Attrib									



B7	B6	B5	B4	B3	B2	B1	В0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
1	1	1	1	1	1	1	1			
	P IOB Attrib									

• P_IOB_SPE (0x7081) : IO Port B Special Function Enable Register

B15	B14	B13	B12	B11	B10	В9	B8				
R	R	R	R	R	R/W	R/W	R/W				
0	0	0	0	0	0	0	0				
		Reserved	TIO0AEN	TIO0BEN	TIO0CEN						
B7	B6	B5	B4	B3	B2	B1	B0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
0	0	1	1	1	1	1	1				
OL1EN	FTIN1EN	U1EN	V1EN	W1EN	U1NEN	V1NEN	W1NEN				

B15-11	Reserved			
B10	TIO0AEN	P_TMR0_TGRA input capture input/PWM output pin or position detection input enable	0: Disable	1: Enable
В9	TIO0BEN	P_TMR0_TGRB input capture input/PWM output pin or position detection input enable	0: Disable	1: Enable
B8	TIO0CEN	P_TMR0_TGRC input capture input/PWM output pin or position detection input enable	0: Disable	1: Enable
B7	OL1EN	Overload protection input 1 enable	0: Disable	1: Enable
B6	FTIN1EN	External fault protection input 1 enable	0: Disable	1: Enable
B5	U1EN	U1 pin mode selection	0: GPIO	1: U1 phase
B4	V1EN	V1 pin mode selection	0: GPIO	1: V1 phase
B3	W1EN	W1 pin mode selection	0: GPIO	1: W1 phase
B2	U1NEN	U1N pin mode selection	0: GPIO	1: U1N phase
B1	V1NEN	V1N pin mode selection	0: GPIO	1: V1N phase
B0	W1NEN	W1N pin mode selection	0: GPIO	1: W1N phase

• P_IOC_Data (0x7070) : IO Port C Data Register

Write data into data register and read from I/O pad. Writing data into P_IOC_Data will be the same as writing into P_IOC_Buffer.

operation instruction should apply at P_IOC_Buffer instead of P_IOC_Data.

To prevent unwanted operation at unmodified bit data, bit

To prevent unwanted operation at unmodified bit data, bit											
B15	B14	B13	B12	B11	B10	B9	B8				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
0	0	0	0	0	0	0	0				
	P_IOC_Data										
	-										
B7	B6	B5	B4	B3	B2	B1	B0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
0	0	0	0	0	0	0	0				
	P IOC Data										



• P_IOC_Buffer (0x7071) : IO Port C Buffer Register

Write data into the data register and read data from the I/O buffer. P_IOC_Data.

B15 B14 B13 B12 B11 B10 B9 B8										
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
0	0	0	0	0	0	0	0			
			P_100	_Buffer						
B7	B6	B5	B4	B3	B2	B1	B0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
0	0	0	0	0	0	0	0			

Note: The reading of P_IOC_Data (R)(0x7070) and P_IOC_Buffer (R)(0x7071) is through different physical path. The data is from I/O pad by reading P_IOC_Data (R)(0x7070). The data is form I/O buffer by reading P_IOB_Buffer (R)(0x7071)

• P_IOC_Dir (0x7072) : IO Port C Direction Register

Read/Write direction vector from/into the direction register.

B15	B14	B13	B12	B11	B10	В9	B8				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
0	0	0	0	0	0	0	0				
	P_IOC_Dir										
B7	B6	B5	B4	B3	B2	B1	B0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
0	0	0	0	0	0	0	0				
	P_IOC_Dir										

• P_IOC_Attrib (0x7073) : IO Port C Attribute Register

Read/Write attribute vector from/into the Attribute Register.											
B15	B14	B13	B12	B11	B10	В9	B8				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
1	1	1	1	1	1	1	1				
	P_IOC_Attrib										
B7	B6	B5	B4	B3	B2	B1	B0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
1	1	1	1	1	1	1	1				
	P_IOC_Attrib										

• P_IOC_SPE (0x7082) : IO Port C Special Function Enable Register

B15	B14	B13	B12	B11	B10	B9	B8				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
1	1	1	1	1	1	0	0				
W2NEN	V2NEN	U2NEN	W2EN	V2EN	U2EN	FTIN2EN	OL2EN				
	-										
B7	B6	B5	B4	B3	B2	B1	B0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
0	0	0	0	0	0	0	0				
TIO1CEN	TIO1BEN	TIO1AEN	Reserved	EXINT1EN	EXINT0EN	Reserved					



B15	W2NEN	W2N pin mode selection	0: GPIO	1: W2N phase	
B14	V2NEN	V2N pin mode selection	0: GPIO	1: V2N phase	
B13	U2NEN	U2N pin mode selection	0: GPIO 1: U2N phase		
B12	W2EN	W2 pin mode selection	0: GPIO	1: W2 phase	
B11	V2EN	V2 pin mode selection	0: GPIO	1: V2 phase	
B10	U2EN	U2 pin mode selection	0: GPIO	1: U2 phase	
В9	FTIN2EN	External fault protection input 2 enable	0: Disable	1: Enable	
B8	OL2EN	Overload protection input 2 enable	0: Disable	1: Enable	
B7	TIO1CEN	P_TMR1_TGRC input capture input/PWM output pin	0: Disable	1: Enable	
		or position detection input enable			
B6	TIO1BEN	P_TMR1_TGRB input capture input/PWM output pin	0: Disable	1: Enable	
		or position detection input enable			
B5	TIO1AEN	P_TMR1_TGRA input capture input/PWM output pin	0: Disable	1: Enable	
		or position detection input enable			
B4	Reserved				
B3	EXINT1EN	External interrupt input 1 enable	0: Disable	1: Enable	
B2	EXINTOEN	External interrupt input 0 enable	0: Disable	1: Enable	
B1-0	Reserved				

• P_IOD_Data (0x7078) : IO Port D Data Register

Write data into data register and read from I/O pad. Write data into P_IOD_Data will be the same as writing into P_IOD_Buffer.

operation instruction should apply at P_IOD_Buffer instead of P_IOD_Data.

To prevent ι	inwanted operation	at unmodified	bit data, bit						
B15	B14	B13	B12	B11	B10	В9	B8		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
0	0	0	0	0	0	0	0		
P IOD Data									

B7	B6	B5	B4	B3	B2	B1	В0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	
P IOD Data								

• P_IOD_Buffer (0x7079) : IO Port D Buffer Register

Write data into the data register and read data from the I/O buffer. P_IOD_Data.

Writing data into P_IOD_Buffer will be the same as writing into

B15	B14	B13	B12	B11	B10	B9	B8	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	
P IOD Buffer								

B7	B6	B5	B4	B3	B2	B1	B0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	
P_IOD_Buffer								

Note: The reading of P_IOD_Data (R)(0x7078) and P_IOD_Buffer (R)(0x7079) is through different physical path. The data is from I/O pad by reading P_IOD_Data (R)(0x7078). The data is form I/O buffer by reading P_IOD_Buffer (R)(0x7079).



• P_IOD_Dir (0x707A) : IO Port D Direction Register

	1	to the direction re	5				1
B15	B14	B13	B12	B11	B10	B9	B8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
			P_IO	D_Dir			
B7	B6	B5	B4	В3	B2	B1	B0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
				D Dir			

• P_IOD_Attrib (0x707B) : IO Port D Attribute Register

Read/Write attribute vector from/into the Attribute Register.

B15	B14	B13	B12	B11	B10	B9	B8		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
1	1	1	1	1	1	1	1		
	P_IOD_Attrib								
B7	B6	B5	B4	B3	B2	B1	B0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
1	1	1	1	1	1	1	1		
P_IOD_Attrib									

5.8. Timer/PWM Module (TPM)

There are five TPM timer channels (PDC0, PDC1, TPM2, MCP3, and MCP4) on the SPMC75F2413A chip. MCP3 and MCP4 timer channels provide two sets of full function for three-phase, six independent PWM output capabilities. PDC0 and PDDC1 timer channels include the three programmable special function pins for input capture, output compare, PWM output, and position detection circuits. TPM2 is a general-purpose timer with input capture, compare output and PWM output capability. All of these TPM timers provide independent time base at different input clock sources. Features are listed below.

- Maximum 20 programmable PWM output pins (channel 0-4) / 8 input capture pins (channel 0-2)
- Maximum two set of 6-phase PWM output is possible to drive two AC induction or brush-less DC motors simultaneously (channel 3 and 4)
- Eight counter input clock selection for each channel
- A/D converter conversion start trigger can be generated
- PDC0 and 1 each supports 3-channel input capture, compare output, and PWM output function
- PDC0 and 1 each supports phase counting mode for quadrature phase encoder inputs
- PDC0 and 1 also support position detection function for motor control applications
- TPM2 supports 2-channel input capture, compare output, and PWM output function

- MCP3 and 4 contains PWM or logic level waveform outputs, dead-time generation, fault protection, and overload protection function
- Interrupt logics for PDC0, PDC1, TPM2, MCP3 and MCP4.

5.9. PDC TIMER 0 AND 1

5.9.1. Module Introduction

SPMC75F2413A provides two channels of 16 bit PDC (Phase Detection Control, PDC) timers used for capture function and PWM operation. In addition, supports position detection features for Brushless-DC motor application. The PDC timers are very useful for mechanical speed calculation including ACI and BLDC motor. For BLDC motor, its commutation for change current conduction is according to position information. Figure 5-22 shows the block diagram of entire PDC timers, channel 0 and channel 1. For details of PDC timer specification, please refer to Table 5-10.






Figure 5-22 PDC timers block diagram

Function	PDC Timer 0	PDC Timer 1		
Clock sources	Internal clock: FCK/1, FCK/4, FCK/16, FCK/64,	FCK/256, FCK/1024		
	External clock: TCLKA, TCLKB			
IO pins	◆ TIO0A	◆ TIO1A		
	◆ TIO0B	◆ TIO1B		
	◆ TIO0C	◆ TIO1C		
Timer general register	◆ P_TMR0_TGRA	◆ P_TMR1_TGRA		
	◆ P_TMR0_TGRB	◆ P_TMR1_TGRB		
	◆ P_TMR0_TGRC	◆ P_TMR1_TGRC		
Timer buffer register	◆ P_TMR0_TBRA	◆ P_TMR1_TBRA		
	◆ P_TMR0_TBRB	◆ P_TMR1_TBRB		
	◆ P_TMR0_TBRC	◆ P_TMR1_TBRC		
Timer period and counter	◆ P_TMR0_TPR	◆ P_TMR1_TPR		
register	◆ P_TMR0_TCNT	◆ P_TMR1_TCNT		
Capture sample clock	Internal clock: FCK/1, FCK/2, FCK/4, FCK/8			
Counting edge	◆ Rising			
	◆ Falling			
	♦ Both edge			
Counter clear source	• Cleared on TIO0A, TIO0B, and TIO0C capture	 Cleared on TIO1A, TIO0B, and TIO0C capture input. 		
	input.	♦ Cleared on P POS1 DectData position		
	 Cleared on P_POS0_DectData position detection 	detection data changes.		
	data changes.	 Cleared on P TMR1 TPR compare matches. 		
	 Cleared on P_TMR0_TPR compare matches. 			
Input capture function	Yes	Yes		

Table 5-10 PDC timers specification



Function		PDC Timer 0	PDC Timer 1		
PWM compare	1 output	Yes	Yes		
match output	0 output	Yes	Yes		
function	Output Hold	Yes	Yes		
Edge-aligned PV	VM	Yes	Yes		
Center-aligned F	WM	Yes	Yes		
Phase counting	mode	Yes, phase inputs are TCLKA/TCLKB	Yes, phase inputs are TCLKC/TCLKD		
Timer buffer ope	ration	Yes	Yes		
AD convert start	trigger	P_TMR0_TGRA compare match	P_TMR1_TGRA compare match		
Interrupt sources	6	Timer 0 TPR interrupt	♦ Timer 1 TPR interrupt		
		◆ Timer 0 TGRA interrupt	 Timer 1 TGRA interrupt 		
		♦ Timer 0 TGRB interrupt	♦ Timer 1 TGRB interrupt		
		 Timer 0 TGRC interrupt 	 Timer 1 TGRC interrupt 		
		Timer 0 PDC interrupt	 Timer 1 PDC interrupt 		
		 Timer 0 overflow interrupt 	 Timer 1 overflow interrupt 		
		Timer 0 underflow interrupt	 Timer 1 underflow interrupt 		

5.9.2. PDC Timer Counting Operation

Each on-chip PDC timer has the following five possible counting operations :

- Timer mode operation.
- Directional phase counting mode 1 to 4.
- Count on external clock input pin TCLKA or TCLKB.
- □ Edge-aligned PWM mode (continuous up counting, PWM output mode).
- Center-aligned PWM mode (continuous up/down counting, PWM output mode).

5.9.2.1. Continuous Up Counting Mode with Edge-Aligned PWM

Each timer channel can be configured as edge-aligned PWM mode by setting MODE bits in P_TMRx_Ctrl (x = 0, 1). At this mode, the counter acts as up-counting timer and counts from 0x0000 to the value of timer period register. User must configure P_TMRx_TPR ($x = 0 \sim 1$) register, set counter clear source (CCLS) as cleared by timer period compare match and enable Port B/C specific function for compare match output pin.

The PDC timer continuous up counting according to the input clock sources from the configuration of TMRPS that is defined in corresponding timer control register. The timer counter register will be cleared to zero when the register value matches that of the timer period register and period compare match event interrupt flag TPRIF is set. The period interrupt request is generated when PPRIE bit is set in P_TMRx_INT (x = 0, 1) register.

Once the timer counter register became as 0x0000, the underflow event flag TCUIF is set. The underflow interrupt request is generated when TCUIE bit is set in P_TMRx_INT (x = 0, 1) register.

The overflow flag is set when the value of timer counter register reaches 0xFFFF and TCVIF flag is set. The overflow interrupt request is generated when TCVIE bit is set in P_TMRx_INT (x = 0, 1) register.

The compare match event of general register occurs when timer counter register matches the content of TGRA, TGRB or TGRC register. It generates the general register compare match interrupt when TGAIE, TGBIE or TGCIE bit is set in the corresponding timer interrupt enable register.

The initial value of P_TMRx_TPR (x = 0, 1) can be any value from 0x0000 to 0xFFFF. Either the external clock input pin or internal clock source FCK can be selected as the clock source of the timer. The continuous up counting mode is extremely suitable for the generation of edge-triggered or asynchronous PWM waveforms and sampling periods in digital motor control systems. Figure 5-23 shows the normal continuous up counting mode of the PDC timer.






Figure 5-23 Continuous up counting example (CCLS = 111'b, CKEGS = 00'b, TMRPS = 000'b)

At edge-aligned PWM mode, user must set $P_TMRx_TPR (x=0, 1)$ period register and $P_TMRx_TGRy (y = A, B, C)$ general register then set counter clear source (CCLS) as cleared by timer period compare match. The output condition of compare match can be configured by P_TMRx_IOCtrl (x= 0, 1) register.






Figure 5-25

Figure 5-24 shows the normal continuous up counting mode for edge-aligned PWM generation of timer 0.

The PDC timer module has two channels and can perform PWM compare match output function up to six pins output. The output waveforms have active low at compare match, active high at compare match and output hold for the corresponding TIOxA, TIOxB, TIOxC (x = 0, 1) output pin using compare match with P_TMRx_TGRA , P_TMRx_TGRB , P_TMRx_TGRC (x = 0, 1)

register respectively. Figure 5-26 shows the programming flowchart of PWM compare match output operation. Figure 5-27 is an example of edge aligned PWM. The correlations between the configuration of P_TMR0_IOCtrl and PWM output, the register TGRx and interrupt status flag TGxIF(x=A, B, C) are shown, respectively.







Figure 5-25 Edge-Aligned mode PWM



Descriptions:

- [1.] Setup the TGRA/TGRB/TGRC value to generate the desired waveform width.
- [2.] Setup the CCLS bits to 111'b so that period register determines the period and counter clear source,
- [3.] Set the bits TIOOAEN, TIOOBEN, TIOOCEN to 1 in the P_IOB_SPE register and configures the corresponding IO pin to output mode.
- [4.] Select compare match output mode through P_TMRx_IOCtrl (x = 0, 1) register.
- [5.] Start the counting operation with the bit TMR0ST or TMR1ST is set in P_TMR_Start register.

Figure 5-26 Example programming flowchart of PWM compare match output operation



P_TMR0_TGRA[15:0]	2
P_TMR0_TGRB[15:0]	7
P_TMR0_TGRC[15:0]	Α
P_TMR0_TPR[15:0]	F
P_TMR0_TCNT[15:0]	0 \1\2\3\4\5\6\7\8\9\A\B\C\D\E\F\0\1\2\3\4\5\6\7\8\9\A\B\C\D\E\F\0\1\
P_TMR0_Status .TCDF	
P_TMR0_Status .TPRIF	
P_TMR0_Status .TGAIF	Write TMR0_Status.TGAIF=1 to clear this flag
P_TMR0_Status _TGBIF	
P_TMR0_Status .TGCIF	
P_IOB_SPE[15:0]	700
P_IOB_Dir[15:0]	Write P_IOB_Dir to configure IOs of special function as output 700
P_TMR0_IOCtrl[15:0]	
IOB10/TIO0A	
IOB9/TIO0B .	
IOB8/TIOOC	
P_TMR0_IOCtrl	= 212: 1. IOA as initial 1 output, 0 output at compare match2. IOB as initial 0 output, 1 output at compare match3. IOC as initial 1 output, 0 output at compare match

Figure 5-27 TMR0 edge aligned PWM



5.9.2.2. Timer mode Operation

The Timer mode can be selected by setting MODE in P_TMRx_Ctrl (x=0, 1). Except output waveform, it operates the same as continuous up counting mode with edge-aligned PWM. The first compare match event of general register occurs when timer counter register matches the content of TGRA, TGRB or

TGRC register and the output will transits in the way set by IOAMODE, IOBMODE and IOCMODE, respectively. If compare match event occurs again, the compare match interrupt flag will be set but output waveform retain. Figure 5-28 shows the output timing in Timer mode.

P_TMR0_TCNT[15:0]	0 \1\2\3\4\5\6\7\8\9\A\B\C\D\E\F\0\1\2\3\4\5\6\7\8\9\A\B\C\D\E\F\0\1\
P_TMR0_Status .TCDF	
P_TMR0_Status .TPRIF	
P_TMR0_Status .TGAIF	Write TMR0_Status.TGAIF=1 to clear this flag
P_TMR0_Status .TGBIF	
P_TMR0_Status .TGCIF	
P_IOB_SPE[15:0]	
P_IOB_Dir[15:0]	Write P_IOB_Dir to configure IOs of special function as output 700
P_TMR0_IOCtrl[15:0]	212
IOB10/TIO0A	
IOB9/TIO0B	
IOB8/TIO0C	
P_TMR0_IOCtrl	 = 212: 1. IOA as initial 1 output, 0 output at compare match 2. IOB as initial 0 output, 1 output at compare match 3. IOC as initial 1 output, 0 output at compare match

Figure 5-28 Timer mode output timing






5.9.2.3. Continuous up/down counting mode with Center-Aligned PWM

The operation of continuous up/down counting mode is the same as up counting mode except the timer period register defines the middle transition point of complete counting process. The counting direction changes from up to down when the timer counter register reaches the timer period register. The period of the timer is two times of P_TMRx_TPR (x = 0, 1) of the scaled clock input and the setting of CKEGS in the P_TMRx_Ctrl (x = 0, 1) register. Figure 5-29 shows the continuous up/down counting mode operation.

The initial value of the timer period register can be any value from 0x0000 to 0xFFFF. When the value of the timer counter register equals to timer period register, the PDC timer start to count down

to zero. The period, underflow, overflow interrupts behaves the same manner as described in the continuous up counting mode. The counting direction is recorded at TCDF bit in the P_TMRx_Status (x = 0, 1) register. Either the external clock input pin or internal clock source FCK can be selected as the clock source of the timer. Figure 5-30 shows the center-aligned mode PWM at continuous up/down counting mode of timer 0.

Figure 5-31 is an example of center aligned PWM. The correlations between the configuration of P_TMR0_IOCtrl and PWM output, the register TGRx and interrupt status flag TGxIF(x=A, B, C) are shown, respectively.






Figure 5-30 Center-aligned mode PWM



P_TMR0_TGRA[15:0]	2
P_TMR0_TGRB[15:0]	7
P_TMR0_TGRC[15:0]	Α
P_TMR0_TPR[15:0]	F
P_TMR0_TCNT[15:0]	0 \1\2\3\4\5\6\7\8\9\A\B\C\D\E\F\E\D\C\B\A\9\8\7\6\5\4\3\2\1\0\1\2\3\
P_TMR0_Status .TCDF _	
P_TMR0_Status .TPRIF ⁻	
P_TMR0_Status .TGAIF ⁻	Write TMR0_Status.TGAIF=1 to clear this flag
P_TMR0_Status .TGBIF	
P_TMR0_Status .TGCIF ⁻	
P_IOB_SPE[15:0]	700
P_IOB_Dir[15:0]	Write P_IOB_Dir to configure IOs of special function as output 700
P_TMR0_IOCtrl[15:0]	121
IOB10/TIO0A .	
IOB9/TIO0B	
IOB8/TIO0C	
P_TMR0_IOCtrl	= 121: 1. IOA as initial 0 output, 1 output at compare match2. IOB as initial 1 output, 0 output at compare match3. IOC as initial 0 output, 1 output at compare match

Figure 5-31 TMR0 center aligned PWM



5.9.2.4. Input Capture Operation

The capture function activation and the input edge at which the interrupt status flag issued are determined by the bits of IOAMOD, IOBMODE and IOCMODE in the P_TMRx_IOCtrl (x = 0, 1) register, respectively. It can be the rising edge, falling edge or both edge. The value of counter is always transferred to TGRx (x=A, B, C) and TBRx (x=A, B, C) at the rising and falling edge of corresponding input capture port, respectively. The counter register, P_TMRx_TCNT (x = 0, 1) can be cleared according to the setting of CCLS in P_TMRx_Ctrl (x = 0, 1) register. The counter clear source can be one of TIOOA, TIOOB and TIOOC at the selected edge according to CLEGS in P_TMRx_Ctrl (x = 0, 1).

The powerful and flexible input capture function provides the essential feature for the motor control.

Table 5-11 shows the input capture configurations settings and results. When the input capture function is selected, the pulse width or period on input pin can be measured. Figure 5-33 shows the programming flowchart of input capture operation. Figure 5-34 is an example of input capture TIO0x (x=A, B, C). The correlations between the configuration of P_TMR0_IOCtrl and interrupt even are shown.






Figure 5-32 input capture signal connected to TIO0A

Table 5-11 Input capture configuration settings and results

Input capture settings		ettings	Description	Besulte		
CLEGS	CCLS	IOAMOD	Description	Results		
Rising edge	ΤΙΟΟΑ	Rising edge	Counter cleared at rising edge, interrupt at rising edge	P_TMR0_TGRA = period (40 ms) P_TMR0_TBRA = T1 (25ms)		
Rising edge	ΤΙΟΟΑ	Falling edge	Counter cleared at rising edge, interrupt at falling edge	P_TMR0_TGRA = period (40 ms) P_TMR0_TBRA = T1 (25ms)		
Rising edge	ΤΙΟ0Α	Both edge	Counter cleared at rising edge, interrupt at both edge	P_TMR0_TGRA = period (40 ms) P_TMR0_TBRA = T1 (25ms)		
Falling edge	ΤΙΟΟΑ	Rising edge	Counter cleared at falling edge, interrupt at rising edge	P_TMR0_TGRA = T2 (15 ms) P_TMR0_TBRA = period (40ms)		
Falling edge	ΤΙΟΟΑ	Falling edge	Counter cleared at falling edge, interrupt at falling edge	P_TMR0_TGRA = T2 (15 ms) P_TMR0_TBRA = period (40ms)		
Falling edge	ΤΙΟΟΑ	Both edge	Counter cleared at falling edge, interrupt at both edge	P_TMR0_TGRA = T2 (15 ms) P_TMR0_TBRA = period (40ms)		
Both edge	ΤΙΟΟΑ	Rising edge	Counter cleared at both edge, interrupt at rising edge	P_TMR0_TGRA = T2 (15 ms) P_TMR0_TBRA = T1 (25ms)		
Both edge	ΤΙΟΟΑ	Falling edge	Counter cleared at both edge, interrupt at falling edge	P_TMR0_TGRA = T2 (15 ms) P_TMR0_TBRA = T1 (25ms)		
Both edge	ΤΙΟΟΑ	Both edge	Counter cleared at both edge, interrupt at both edge	P_TMR0_TGRA = T2 (15 ms) P_TMR0_TBRA = T1 (25ms)		












Figure 5-34 Capture input signal width and cycle



5.9.2.5. Timer 0 and 1 Control Registers

The P_TMRx_Ctrl (x = 0, 1) configures the selection of timer clock source, counter clock edge, counter clear source, counter clear edge, capture input sample clock and timer operating modes. TCLKA, TCLKB clock input will be sampled by system clock FCK. Any pulse narrower than four sampling clocks will be ignored. When programmed at counting on both edge, the input clock is halved. When MODE bits are set to phase counting mode, the counting phase input is TCLKA/TCLKB on timer 0 and TCLKC/TCLKD on timer 1. The time clock source should be assigned to internal clock in phase counting mode.

• P_TMR0_Ctrl (0x7400): Timer 0 Control Register

• P TMR1 Ctrl (0x7401): Timer 1 Control Register

	· /	<u> </u>						
B15	B14	B13	B12	B11	B10	B9	B8	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	
SPCK		MODE				CLE	GS	

B7	B6	B5	B4	В3	B2	B1	В0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
CCLS			CKE	EGS		TMRPS	

	00014		00 50///	
B15-B14	SPCK	Capture input sample	00: FCK/1	01: FCK/2
		clock select	10: FCK/4	11: FCK/8
B13-B10	MODE	Modes select	0000: Timer mode	0100: Phase counting mode 1
			0101: Phase counting mode 2	0110: Phase counting mode 3
			0111: Phase counting mode 4	1x0x: Edge-aligned PWM mode
			1x1x: Center-aligned PWM mode	
B9-B8	CLEGS	Counter clear edge in	00: do not clear	01: rising edge
		input capture mode	10: falling edge	11: both edge
B7-B5	CCLS	Counter clear source	000: TCNT clearing disabled	001: TCNT cleared by TIOxA (x = 0, 1)
		select		capture input
			010: TCNT cleared by TIOxB (x = 0, 1) capture	011: TCNT cleared by TIOxC (x = 0, 1)
			input	capture input
			100: TCNT cleared by every P_POSx_DectData	101: TCNT cleared by every
			(x = 0, 1) change 6 times	P_POSx_DectData (x = 0, 1) change 3
				times
			110: TCNT cleared by P_POSx_DectData (x =	111: TCNT cleared by P_TMRx_TPR (x = 0,
			0, 1) position detection data change	1) compare match
B4-B3	CKEGS	Clock edge select	00: Count at rising edge	01: Count at falling edge
			1X: Count at both edges	
B2-B0	TMRPS	Timer pre-scalar	00: Counts on FCK /1	001: Counts on FCK /4
		select	010: Counts on FCK /16	011: Counts on FCK /64
			100: Counts on FCK /256	101: Counts on FCK /1024
			110: Counts on TCLKA pin input	111: Counts on TCLKB pin input



5.9.2.6. Timer 0 and 1 Period Register

The P_TMRx_TPR (x = 0, 1) is a 16-bit readable/writable register. It is used to set the period of PWM waveform. When P_TMRx_TCNT (x = 0, 1) register reaches P_TMRx_TPR (x = 0, 1) register value, P_TMRx_TCNT (x = 0, 1) register will be cleared to 0x0000 (up-counting mode) or start down-count (continuous up-/down-counting mode) according to MODE bits programmed in P_TMRx_Ctrl (x = 0, 1) registers. Its default value is 0xFFFF. When P_TMRx_TPR (x = 0, 1) register is set to 0x0000, the P_TMRx_TCNT (x = 0, 1) register counter will stop counting and remain at 0x0000.

٠	P_TMR0_TPR (0x7435): Timer 0 Period Regi	ister
٠	P_TMR1_TPR (0x7436): Timer 1 Period Regi	ister

B15	B14	B13	B12	B11	B10	В9	B8		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
1	1	1	1	1	1	1	1		
	TMRPRD								

B7	B6	B5	B4	B3	B2	B1	B0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
1	1	1	1	1	1	1	1	
TMRPRD								

5.9.2.7. Timer 0 and 1 General and Buffer Register

TGRA, TGRB, TGRC are 16-bit registers. PDC Timer has six timer general registers, three for each channel. The TGR registers are dual function 16-bit readable/writable registers, functioning as either PWM output or input capture registers.

The values in TGR and TCNT are constantly compared with each other when the TGR registers are used as PWM output registers. When the both values match, the TGAIF, TGBIF, TGCIF bits in corresponding timer interrupt status register are set to 1. Compare match outputs can be selected by TIOxA, TIOxB and TIOxC (x = 0, 1). When the TGR registers are used as input capture registers, the TCNT value is stored at the rising edge of input capture port.

When PWM mode, edge-aligned PWM mode, or center-aligned PWM mode is selected, the TGR register behaves as the duty ratio value register. Upon reset, the TGR registers are initialized to 0x0000.

When bits CCLS are set to 100'b, 101'b, 110'b, the PDC timer behaves as PDC mode used for BLDC motor application. The hall position signals are connected to TIOxA, TIOxB, TIOxC (x = 0, 1). The TCNT register is stored to TGRA register according to bits value of CCLS and CLEG bits should be assigned to clear on both edge. When position detection change event occurred, the TCNT register will be latched to TGRA then reset to 0x0000. User could use this information to read the correct TGRA value to calculate the motor speed.

The timer buffer registers TBRA, TBRB and TBRC are the double buffers of TGRA, TGRB and TGRC, respectively. The value of TGRx (x=A, B, C) can automatically be updated when the period compare match event occurs. That is, the duty ratio value will not be updated until one period ends completely. When the TBR registers are used as input capture registers, the TCNT value is stored at the falling edge of input capture port.



- P_TMR0_TGRA (0x7440): Timer 0 General Register A
- P_TMR0_TGRB (0x7441): Timer 0 General Register B
- P_TMR0_TGRC (0x7442): Timer 0 General Register C
- P_TMR1_TGRA (0x7443): Timer 1 General Register A
- P_TMR1_TGRB (0x7444): Timer 1 General Register B

• P_TMR1_TGRC (0x7445): Timer 1 General Register C

<u> </u>										
B15	B14	B13	B12	B11	B10	В9	B8			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
0	0	0	0	0	0	0	0			
			TMF	RGLR						
		-		_						
B7	B6	B5	B4	В3	B2	B1	B0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
0	0	0	0	0	0	0	0			

TMRGLR

- P_TMR0_TBRA (0x7450): Timer 0 Buffer Register A
- P_TMR0_TBRB (0x7451): Timer 0 Buffer Register B
- P_TMR0_TBRC (0x7452): Timer 0 Buffer Register C
- P_TMR1_TBRA (0x7453): Timer 1 Buffer Register A
- P_TMR1_TBRB (0x7454): Timer 1 Buffer Register B
- P TMR1 TBRC (0x7455): Timer 1 Buffer Register C

· 1_100											
B15	B14	B13	B12	B11	B10	B9	B8				
R	R	R	R	R	R	R	R				
0	0	0	0	0	0	0	0				
	TMRBUF										
B7	B6	B5	B4	B3	B2	B1	В0				
R	R	R	R	R	R	R	R				
0	0	0	0	0	0	0	0				

TMRBUF

5.9.2.8. Timer 0 and 1 Input and Output Control Register

The P_TMRx_IOCtrl (x =0, 1) register controls the PWM output and input capture action type of TIOxA, TIOxB, and TIOxC (x = 0, 1) pins. By setting the CCLS and MODE bits in P_TMRx_Ctrl (x = 0, 1) register will determine the timer IO action mode. When choosing PWM output mode, the IOAMODE / IOBMODE /

IOCMODE bits determines the waveform generation depending on the active clock edge. When choosing input capture mode, the IOAMODE/IOBMODE/IOCMODE bits defines the capture event including position detection changed.

• P_TMR0_IOCtrl (0x7410): Timer 0 IO control register

• P_TMR1_IOCtrl (0x7411): Timer 1 IO control register

			3.0.0					
B15	B14	B13	B12	B11	B10	B9	B8	
R	R	R	R	R/W	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	
	Res	erved	-		IOCM	IODE		
B7	B6	B5	B4	B3	B2	B1	B0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	
	IOBN	<i>I</i> ODE			IOAM	IODE		



B15-B12	Reserved			
			PWM compare match output mode	:
			0000: Initial output 0, 0 output at compare match	0001: Initial output 0, 1 output at compare match
			0010: Initial output 1, 0 output at compare match	0011: Initial output 1, 1 output at compare match
B11-B8	IOCMODE	Select Timer 0/Timer 1 IOC Configuration	01xx: Output hold	
			Input capture mode:	
			1000: Issue input capture interrupt at rising edge	1001: Issue input capture interrupt at falling edge
			101x: Issue input capture interrupt	11xx: Input capture when Position
			at both edges	Detection Register changes
			PWM compare match output mode 0000: Initial output 0, 0 output at compare match	0001: Initial output 0, 1 output at compare match
			0010: Initial output 1, 0 output at compare match	0011: Initial output 1, 1 output at compare match
B7-B4	IOBMODE	Select Timer 0/Timer 1 IOB Configuration	01xx: Output hold	
			Input capture mode:	
			1000: Issue input capture interrupt at rising edge	1001: Issue input capture interrupt at falling edge
			101x: Issue input capture interrupt at both edges	11xx: Input capture when Position Detection Register changes
			PWM compare match output mode	:
			0000: Initial output 0, 0 output at compare match	0001: Initial output 0, 1 output at compare match
			0010: Initial output 1, 0 output at compare match	0011: Initial output 1, 1 output at compare match
B3-B0	IOAMODE	Select Timer 0/Timer 1 IOA Configuration	01xx: Output hold	
			Input capture mode:	
			1000: Issue input capture	1001: Issue input capture
			interrupt at rising edge 101x: Issue input capture	interrupt at falling edge 11xx: Input capture when Position
			interrupt at both edges	Detection Register changes



5.9.2.9. Timer Start Register

The P_TMR_Start register selects the operation of counter start/stop for the P_TMRx_TCNT (x = 0 ~ 4). When counter operation stopped, its contents will be cleared. Set TMR0ST or

TMR1ST bit to 1 would start the P_TMR0_TCNT or P_TMR1_TCNT register immediately and vice versa.

• P_TMR_Start (0x7405): Timer Counter Start Register

B15	B14	B13	B12	B11	B10	B9	B8			
R	R	R	R	R	R	R	R			
0	0	0	0	0	0	0	0			
	Reserved									
B7	B6	B5	B4	B3	B2	B1	B0			
R	R	R	R/W	R/W	R/W	R/W	R/W			
0	0	0	0	0	0	0	0			
	Reserved			TMR3ST	TMR2ST	TMR1ST	TMR0ST			

B15-B5	Reserved			
B4	TMR4ST	Timer 4 counter start setting	0: Counter operation stopped	1: Performs counting operation
B3	TMR3ST	Timer 3 counter start setting	0: Counter operation stopped	1: Performs counting operation
B2	TMR2ST	Timer 2 counter start setting	0: Counter operation stopped	1: Performs counting operation
B1	TMR1ST	Timer 1 counter start setting	0: Counter operation stopped	1: Performs counting operation
B0	TMR0ST	Timer 0 counter start setting	0: Counter operation stopped	1: Performs counting operation

5.9.2.10. Timer 0 and 1 Interrupt Enable Register

The P_TMRx_INT (x = 0, 1) register is used to enable or disable A/D conversion start request by TGRA compare match, interrupt requests for position detection changes, overflow/underflow of

TCNT, period register compare match and input capture/compare match of TGRA, TGRB, TGRC.

• P_TMR0_INT (0x7420): Timer 0 Interrupt Enable Register

• P_TMR1_INT (0x7421): Timer 1 Interrupt Enable Register

	<u></u>							
B15	B14	B13	B12	B11	B10	B9	B8	
R	R	R	R	R	R	R	R/W	
0	0	0	0	0	0	0	0	
Reserved								
B7	B6	B5	B4	B3	B2	B1	B0	
R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	
TADSE	TCUIE	TCVIE	TPRIE	Reserved	TGCIE	TGBIE	TGAIE	

B15-B9	Reserved			
B8	PDCIE	Position detection change interrupt enable bit	0: Disable	1: Enable
B7	TADSE	A/D conversion start request by TGRA enable bit	0: Disable	1: Enable
B6	TCUIE	Underflow interrupt enable bit	0: Disable	1: Enable
B5	TCVIE	Overflow interrupt enable bit	0: Disable	1: Enable
B4	TPRIE	Timer Period Register interrupt enable bit	0: Disable	1: Enable
B3	Reserved			
B2	TGCIE	Timer General C Register interrupt enable bit	0: Disable	1: Enable
B1	TGBIE	Timer General B Register interrupt enable bit	0: Disable	1: Enable
B0	TGAIE	Timer General A Register interrupt enable bit	0: Disable	1: Enable



5.9.2.11. Timer 0 and 1 Interrupt Status Register

The interrupt status register indicates the event generation of position detection changes, an underflow/overflow of TCNT, period register compare match and input capture/compare match of TGRA, TGRB, and TGRC. These flags show the interrupt sources.

An interrupt would be generated when the corresponding interrupt enable bit is set in P_TMRx_INT (x = 0, 1) register. The TCDF represents the counter direction when timer is setup to center-aligned PWM mode or phase counting mode.

٠	Ρ_	_TMR0_	_Status	(0x7425):	Timer 0	Interrupt	Status	Register
---	----	--------	---------	-----------	---------	-----------	--------	----------

• P_TMR1_Status (0x7426): Timer 1 Interrupt Status Register

B15	B14	B13	B12	B11	B10	В9	B8	
R	R	R	R	R	R	R	R/W	
0	0	0	0	0	0	0	0	
Reserved								
B7	B6	B5	B4	B3	B2	B1	B0	
R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	
TCDF	TCUIF	TCVIF	TPRIF	Reserved	TGCIF	TGBIF	TGAIF	

B15-B9	Reserved			
B8	PDCIF*	Position detection changes interrupt flag	0: Position no changed	1: Position changed
B7	TCDF	Timer Counter Count direction flag	0: Up-counting	1: Down-counting
B6	TCUIF*	Timer Counter Underflow flag	0: Underflow not occurred	1: Underflow has occurred
B5	TCVIF*	Timer Counter Overflow flag	0: Overflow not occurred	1: Overflow has occurred
B4	TPRIF*	Timer Period Register compare match flag	0: Compare match not occurred	1: Compare match has occurred
B3	Reserved			
B2	TGCIF*	Timer General C Register input capture/compare match flag	0: Input capture/compare match not occurred	1: Input capture/compare match has occurred
B1	TGBIF*	Timer General B Register input capture/compare match flag	0: Input capture/compare match not occurred	1: Input capture/compare match has occurred
B0	TGAIF	Timer General A Register input capture/compare match flag	0: Input capture/compare match not occurred	1: Input capture/ compare match has occurred

: write '1' to clear this flag

5.9.2.12. Timer 0 and 1 Counter Register

The PDC timer has two TCNT counters (P_TMR0_TCNT and P_TMR1_TCNT), one for each channel. The TCNT counters are 16-bit readable registers that increment/decrement according to input clocks.

Bits TMRPS in corresponding timer control register can select input clocks. P_TMR0_TCNT and P_TMR1_TCNT increment/decrement in center-aligned PWM mode, while they

only increment in other modes. The TCNT counters are initialized to 0x0000 by compare matches with corresponding TGRA, TGRB, TGRC, or input captures to TGRA, TGRB, TGRC, or P_POSx_DectData (x = 0, 1) data changes. When the TCNT counters overflow, a TCUIF flag in timer interrupt status register for the corresponding channel is set to 1. When TCNT underflows, a TUDIF flag in timer interrupt status register is set to 1.



P_TMR0_TCNT (0x7430): Timer 0 Counter Register

P_TMR1_TCNT (0x7431): Timer 1 Counter Register									
B15	B14	B13	B12	B11	B10	В9	B8		
R	R	R	R	R	R	R	R		
0	0	0	0	0	0	0	0		
			TMR	CNT					
	_	-					_		
B7	B6	B5	B4	B3	B2	B1	B0		
R	R	R	R	R	R	R	R		
0	0	0	0	0	0	0	0		
	TMRCNT								

• P TMR1 TCNT (0x7431): Timer 1 Counter Register

5.9.3. Phase Counting Mode Operation

In phase counting mode, the phase difference between two external clock inputs is detected and timer counter counts up or down according to the clock phase relationship. This mode can be set for PDC0 and PDC1. The general application is for two-phase quadrature encoder pulse inputs. The clock source of PDC channel 0 utilizes TCLKA and TCLKB pins and PDC channel 1 utilizes TCLKC and TCLKD pins. The SPMC75F2413A supports the following four modes directional phase counting operation. Figure 5-35 to Figure 5-38 represents the four-phase counting mode operation, and Figure 5-39 shows the programming flowchart of phase counting mode procedure.

5.9.3.1. Phase Counting Mode 1

In phase counting mode 1, the P_TMRx_TCNT (x = 0, 1) always counts up as long as the TCLKB/TCLKD clock source is leading 90 degree with TCLKA/TCLKC. On the other hand, the P_TMRx_TCNT always count down when TCLKB/TCLKD clock source is lagging 90 degree with TCLKA/TCLKC. This mode is

useful for encoder equipped motor drive application. Table 5-12 shows phase counting mode 1 relationship. The phase resolution is amplified four times compared to encoder resolution specification (pulse / revolution). Figure 5-35 shows the example of phase counting 1.

Table 5-12 phase counting mode 1 relationship

TCLKA (PDC0) TCLKC (PDC1)	TCLKB (PDC0) TCLKD (PDC1)	Counting Operation
Н	Rising	Up-count
L	Falling	
Rising	L	
Falling	Н	
н	Falling	Down-count
L	Rising	
Rising	Н	
Falling	L	




Figure 5-35 phase counting mode 1



SPMC75F241h3AI.com

5.9.3.2. Phase Counting Mode 2

In phase counting mode 2, the P_TMRx_TCNT (x = 0, 1) counting direction is determined by the logic level of TCLKB/TCLKD. When TCLKB/TCLKD remains logic 'H' level, the counter does the up-counting operation. If TCLKB/TCKD is logic level 'L', it does the down-counting operation. Table 5-13 shows the relationship. The counting operation is synchronous to the falling edge of TCLKA/TCLKC. Figure 5-36 shows the phase counting mode 2 examples.

Table 5-13 phase counting mode 2 relationship

TCLKA (PDC0) TCLKC (PDC1)	TCLKB (PDC0) TCLKD (PDC1)	Counting Operation
Н	Rising	—
L	Falling	_
Rising	L	—
Falling	Н	Up-count
Н	Falling	—
L	Rising	—
Rising	Н	—
Falling	L	Down-count




Figure 5-36 phase counting mode 2

5.9.3.3. Phase Counting Mode 3

In phase counting mode 3, the P_TMRx_TCNT (x = 0, 1) does the up counting operation when TCLKB/TCLKD remains at logic level 'H', and synchronous to the falling edge of TCLKA/TCLKC. On the other hand, the P_TMRx_TCNT (x = 0, 1) does the down counting operation in the situation of TCLKA/TCLKC at logic level 'H', and synchronous to the falling edge of TCLKB/TCLKD. The following table shows the relationship and

Figure 5-37 represents this phase counting example.

Table 5-14 phase counting mode 3 relationship

TCLKA (PDC0) TCLKC (PDC1)	TCLKB (PDC0) TCLKD (PDC1)	Counting Operation
Н	Rising	_
L	Falling	—
Rising	L	—
Falling	Н	Up-count
Н	Falling	Down-count
L	Rising	—
Rising	Н	_
Falling	L	_




Figure 5-37 phase counting mode 3




SPMC75F241h3AI.com

5.9.3.4. Phase Counting Mode 4

In phase counting mode 4, the P_TMRx_TCNT counting direction is determined by the combinations of logic level and active level selection of TCLKx (x = A, B, C, D). When TCLKx (x = A, C) is at logic 'H'/'L' level and TCLKy (y = B, D) clock is in the rising/falling edge, the counter will do the up counting operation. In the case of TCLKx (x = A, C) is at logic 'H'/'L' level and TCLKy (y = B, D) clock is in the falling/rising edge; the counter will do the down counting operation. The following table shows the relationship and represents this phase counting example.

Table 5-15 phase counting mode 4 relationship					
TCLKA (PDC0) TCLKC (PDC1)	TCLKB (PDC0) TCLKD (PDC1)	Counting Operation			
Н	Rising	Up-count			
L	Falling	Up-count			
Rising	L	—			
Falling	Н	—			
Н	Falling	Down-count			
L	Rising	Down-count			
Rising	Н	_			
Falling	L	_			







Figure 5-38 phase counting mode 4



Descriptions:


- [1.] Enable phase counting mode by setting the TCLKAEN/ TCLKBEN or TCLKCEN/ TCLKDEN in the P_IOA_SPE register.
- [2.] Select phase counting mode 1 to 4 by programming MODE bits in the P_TMRx_Ctrl (x = 0, 1) register.
- [3.] Select the internal clock source FCK by choosing proper bit value TMRPS in the P_TMRx_Ctrl (x = 0, 1) register.
- [4.] Start the counting operation with the bit TMR0ST or TMR1ST is set in P_TMR_Start register.

Figure 5-39 Example programming flowchart of phase counting operation



5.9.4. Position Detection Change (PDC) Mode Operation

The PDC timer has an extremely useful feature for position detection control used in BLDC motor driving application. The P_TMRx_TCNT (x = 0, 1) value can be transferred to TGRA, when CCLS bits is set to 100'b, 101'b or 110'b in the P_TMRx_Ctrl (x = 0, 1) register. Through the value of CCLS bits, the counter register can be stored to TGRA every six, three, one position detection data changes. Whenever the position detection changed event occurs, the counter register will be reset to 0x0000 after transferred to TGRA and PDCIF interrupt flag is set to 1. If the



position detection interrupt enable bit PDCIE is set to 1 in the corresponding P_TMRx_INT (x = 0, 1) register, it would request a PDC interrupt to CPU.

Through programming the bits value of SPLCNT, SPLCK and SPLMOD, user could avoid the noise on the hall signal inputs and position detection data register P_POS0_DectData, P_POS1_DectData can latch the correct position data. Figure 5-40 shows the programming flowchart of PDC mode operation.

Descriptions:

- [1.] Select the position data change is the clear source of counter register, the possible CCLS bits is 100'b, 101'b or 110'b in the P_TMRx_Ctrl (x = 0, 1) register.
- [2.] Set the counter clear edge is both edge of position signal. The CLEG is set to 11'b in the P_TMRx_Ctrl (x = 0, 1) register.
- [3.] Select the PDR mode in P_TMRx_IOCtrl (x = 0, 1). The IOAMODE should set to 11xx'b.
- [4.] Enable the position detection logic by setting PDEN in the P_POSx_DectCtrl (x = 0, 1) register. Also configure proper bits value of SPLMOD and SPLCNT.
- [5.] Enable the PDC interrupt by setting the PDCIE in P_TMRx_INT (x =0, 1) register if necessary.
- [6.] Start the counting operation with the bit TMR0ST or TMR1ST is set in P_TMR_Start register.

Figure 5-40 Example programming flowchart of PDC operation

5.9.4.1. Timer 0 and 1 Position Detection Control Register

There are two position detection control registers available in SPMC75F2413A : P_POS0_DectCtrl and P_POS1_DectCtrl are for timer 0 and timer 1, respectively. The control-registers control the sampling settings of position detection signals from TIOxA, TIOxB and TIOxC (x = 0, 1) input pins. The sampling parameters such as sampling clock, valid sampling count select, and sampling delay are all programmable.

The SPLMOD bits determine the sampling position signal condition. They can be selected from three modes : sample when PWM on, sample regularly, or sample while low side transistors are in conducting current. The SPDLY bits select the sampling delay and used in modes where sampling is made while PWM is on or lower side phase are conducting current. It helps to prevent erroneous detection due to the glitch that occurs immediately after the transistor is on.



SPMC75F2413A.com

IOB8/TIO0C	
IOB9/TIO0B	
IOB10/TIO0A	
SPCK	
P_POS0_DectCtrl. PDEN	
P_POS0_DectCtrl. SPLCK[1:0]	_X0
P_POS0_DectCtrl. SPLMOD[1:0]	_X0}
P_POS0_DectCtrl. SPLCNT[3:0]	a
Sampling counter	<u> </u>
P_POS0_DectCtrl.	
SPDLY[6:0]	X6 ({
Delay counter	$ \begin{array}{c c} X & 6 \\ \hline \end{array} & \begin{array}{c} 0 \\ \hline \end{array} & 1 \\ \hline \end{array} & \begin{array}{c} 2 \\ \hline \end{array} & \begin{array}{c} 3 \\ \hline \end{array} & 4 \\ \hline \end{array} & \begin{array}{c} 6 \\ \hline \end{array} & \end{array} & \begin{array}{c} 6 \\ \hline \end{array} & \end{array} & \begin{array}{c} 6 \\ \hline \end{array} & \begin{array}{c} 6 \\ \hline \end{array} & \end{array} & \end{array} & \begin{array}{c} 6 \\ \hline \end{array} & \begin{array}{c} 6 \\ \hline \end{array} & \end{array} & \end{array} & \begin{array}{c} 6 \\ \hline \end{array} & \end{array} & \end{array} & \begin{array}{c} 6 \\ \hline \end{array} & \end{array} & \end{array} & \end{array} & \begin{array}{c} 6 \\ \hline \end{array} & \end{array} & \end{array} & \end{array} & \end{array} & \end{array} & \begin{array}{c} 6 \\ \hline \end{array} & \end{array}$
P_TMR0_Status.PDCIF	Note1 Note2
P_POS_DectData. PDR[2:0]	3 4
P_TMR3_OutputCtrl. POLP	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
IOB5/TIO3A/U1	Output active
IOB5/TIO3A/V1	
IOB5/TIO3A/W1	
IOB2/TIO3D/U1N	}
IOB1/TIO3E/V1N	
IOB0/TIO3F/W1N	
Note1 If P POS0	
according to Note2: The sampli	DectCtrl.SPLMOD=0, Delay Counter is cleared then starts counting if any output of TPM3 is active P_TMR3_OutputCtrl.POLP. ng circuit doest not work until Delay counter counts up to the number as P_POS0_DectCtrl.SPDLY.

Figure 5-41 Position detection with noise filter



P_POS0_DectCtrl (0x7462): Timer 0 Position Detection Control Register

P POS1 DectCtrl (0x7463): Timer 1 Position Detection Control Register

• P_POS1_Dec	P_POS1_DectCtrl (0x/463): Timer 1 Position Detection Control Register								
B15	B14	B13	B12	B11	B10	В9	B8		
R/W	RW	R/W	R/W	R/W	R/W	R/W	R/W		
0	0	0	0	0	0	0	0		
SP	LCK	SPL	MOD		SPL	SPLCNT			
B7	B6	B5	B4	B3	B2	B1	B0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
0	0	0	0	0	0	0	0		
PDEN	SPDLY								

B15-B14	SPLCK	Sampling clock select	00: FCK/4 01: FCK/8 10: FCK/32 11: FCK/128			
B13-B12	SPLMOD	Sampling mode select	00: Start sampling when one of 01: Sample immediately regardless of Ux/Vx/Wx/UxN/VxN/WxN (x=1,2) output is active and delay counter count to the value of SPDLY			
			10: Start sampling when one of 11: Reserved UxN/VxN/WxN (x=1,2) output is active and delay counter count to the value of SPDLY			
B11-B8	SPLCNT	Sampling count select	The valid settings are from 1 to 15 times. Note that count 0 and 1 are assumed to be one time.			
B7	PDEN	Position detection enable	0: Disable 1: Enable			
B6-B0	SPDLY	Sampling delay	It is used to delay sampling in order to prevent erroneous detection due to noise that occurs immediately after any PWM output is active. The delay counter start counting when one of Ux/Vx/Wx/UxN/VxN/WxN (x=1,2) output is active.			

5.9.4.2. Timer 0 and 1 Position Detection Data Register

The current filtered position data will be latched to these registers. The sampling settings can be set in position detection control registers $P_POSx_DectCtrl (x = 0, 1)$.

• P_POS0_DectData (0x7464): Timer 0 Position Detection Data Register

• P POS1 DectData (0x7465): Timer 1 Position Detection Data Register

T_TOT_Decidata (0x7400). Timer TTOShon Delection Data Register								
B15	B14	B13	B12	B11	B10	B9	B8	
R	R	R	R	R	R	R	R	
0	0	0	0	0	0	0	0	
	Reserved							
B7	B6	B5	B4	B3	B2	B1	B0	
R	R	R	R	R	R	R	R	
0	0	0	0	0	0	0	0	
	Reserved					PDR		

B15-B13	Reserved	
B3-B0	PDR	PDR[2]: Noise filtered position detection input from pin TIO0C
		PDR[1]: Noise filtered position detection input from pin TIO0B
		PDR[0]: Noise filtered position detection input from pin TIO0A



5.10. TPM TIMER 2 MODULE

5.10.1. Introduction

SPMC75F2413A has a general-purpose 16 bit TPM (Timer PWM Mode, TPM) timer that support functions of input capture and PWM output features. The timer 2 could be used to provide a time base system for speed loop of motor control applications. It has

two timer input/output pins for input capture and PWM output operations. Figure 5-42 shows the block diagram of the timer 2 module. For details of timer 2 specifications, please refer to Table 5-16.




Figure 5-42 TPM timer 2 block diagram

Function			TPM Timer 2				
Clock sources		Internal clock:	FCK/1, FCK/4, FCK/16, FCK/64, FCK/256, FCK/1024				
Clock sources		External clock:	TCLKA, TCLKB				
		TIO2A					
IO pins		TIO2B					
Timor conorol register		P_TMR2_TGRA					
Timer general register		P_TMR2_TGRB					
Timor buffor register		P_TMR2_TBRA					
Timer buffer register		P_TMR2_TBRB					
Timor pariod and countar	rogistor	P_TMR2_TPR					
Timer period and counter	register	P_TMR2_TCNT					
Capture sample clock		Internal clock: FCK/1, FCK/2, FCK/4, FCK/8					
		Rising					
Counting edge		Falling					
		Both edge					
Counter clear source		Cleared on TIO2A, TIO2B capture input.					
		Cleared on P_TMR2_TPR compare matches.					
Input capture function		Yes					
	1 output	Yes					
PWM compare match output function	0 output	Yes					
	Output Hold	Yes					

Table 5-16 TPM Timer 2 Specification



Function	TPM Timer 2
Edge-aligned PWM	Yes
Center-aligned PWM	Yes
Timer buffer operation	Yes
AD convert start trigger	P_TMR2_TGRA compare match
	Timer 2 TPR interrupt
Interrupt sources	Timer 2 TGRA interrupt
	Timer 2 TGRB interrupt

5.10.2. TPM Timer 2 Counting Operation

The TPM2 is a general-purpose timer with input capture and PWM compare match output capability. TPM timer 2 provided independent time base at different input clock sources for application such as :

- The sampling and constant frequency driven features for digital control system.
- □ Speed loop time base of inverter motor control system.
- Timer mode operation
- Count on external clock input pin TCLKA or TCLKB
- Edge-aligned PWM mode (continuous up counting, PWM output mode)
- Center-aligned PWM mode (continuous up/down counting, PWM output mode)

5.10.2.1. Continuous Up Counting Mode with Edge-Aligned PWM

The TPM timer 2 can be configured as edge-aligned PWM mode by setting MODE bits in P_TMR2_Ctrl. At this mode, the timer counter act as up-counting timer and counting from 0x0000 to timer period register value. User must set P_TMR2_TPR register and set counter clear source (CCLS) is cleared by timer period compare match.

The timer continuous up counting according to the input clock sources from bits value TMRPS defined in corresponding timer control register. The timer counter register will be cleared to zero when the register value matches that of the timer period register and period compare match event interrupt flag TPRIF is set. The period interrupt request is generated when PPRIE bit is set in P_TMR2_INT register. The general register compare match event occurs when timer counter register matches the content of TGRA or TGRB register. It generates the general register compare match interrupt when TGAIE or TGBIE bit is set in the corresponding timer interrupt enable register.

The initial value of P_TMR2_TPR can be any value from 0x0000

to 0xFFFF. Either the external clock input pin or internal clock source FCK can be selected as the clock source of the timer. The normal continuous up counting mode is extremely suitable for the generation of edge-triggered or asynchronous PWM waveforms and sampling periods in digital motor control systems.

Figure 5-43 shows the normal continuous up counting mode of the TPM timer 2.

At edge-aligned PWM mode, user must set P_TMR2_TPR period register and P_TMR2_TGRx (x = A, B) general register then set counter clear source (CCLS) as cleared by timer period compare

match. The compare match output condition set at

P_TMR2_IOCtrl register.

Figure 5-44 shows the normal continuous up counting mode for edge-aligned PWM generation of timer 2.

The TPM timer 2 module can perform PWM compare match output function up to two pins output. The output waveforms have active low at compare match, active high at compare match and output hold for the corresponding TIO2A and TIO2B output pin using compare match with P_TMR2_TGRA and P_TMR2_TGRB register respectively. Figure 5-45 shows the programming flowchart of PWM compare match output operation. Figure 5-46 is an example of edge aligned PWM. The correlations between the configuration of P_TMR2_IOCtrl and PWM output, the register TGRx and interrupt status flag TGxIF(x=A, B) are shown, respectively.



SPMC75F2413AI.com




Figure 5-43 Continuous up counting example (CCLS = 111'b, CKEGS = 00'b, TMRPS = 000'b)





Figure 5-44 Edge-Aligned mode PWM





Descriptions:

- [1.] Setup the TGRA/TGRB value to generate the desired waveform width.
- [2.] Setup the CCLS bits to 111'b so that period register determines the period and counter clear source,
- [3.] Set the bits TIO2AEN and TIO2BEN, to 1 in the P_IOA_SPE register and configures the corresponding IO pin to output mode.
- [4.] Select compare match output mode through P_TMR2_IOCtrl register.
- [5.] Start the counting operation with the bit TMR2ST is set in P_TMR_Start register.

Figure 5-45 Example programming flowchart of PWM compare match output operation



SPMC75F2413A.com

P_TMR2_TGRA[15:0]	2
P_TMR2_TGRB[15:0]	_X7
P_TMR2_TPR[15:0]	F
P_TMR2_TCNT[15:0]	0 \1\2\3\4\5\6\7\8\9\A\B\C\D\E\F\0\1\2\3\4\5\6\7\8\9\A\B\C\D\E\F\0\1
P_TMR2_Status .TCDF	
P_TMR2_Status .TPRIF	
P_TMR2_Status .TGAIF	Write TMR2_Status.TGAIF=1 to clear this flag
P_TMR2_Status .TGBIF	
P_IOA_SPE[15:0]	6000
P_IOA_Dir[15:0]	Write P_IOA_Dir to configure IOs of special function as otuput
P_TMR2_IOCtrl[15:0]	12
IOA9/TIO2A	
IOA10/TIO2B	
P_TMR0_IOCtrl = 1	12: 1. IOA as initial 1 output, 0 output at compare match2. IOB as initial 0 output, 1 output at compare match

Figure 5-46 TMR2 edge aligned PWM



5.10.2.2. Timer mode Operation

The Timer mode can be selected by setting MODE in P_TMR2_Ctrl. Except output waveform, it operates the same as continuous up counting mode with edge-aligned PWM. The first compare match event of general register occurs when timer counter register matches the content of TGRA or TGRB register

and the output will transits in the way set by IOAMODE, IOBMODE, respectively. If compare match event occurs again, the compare match interrupt flag will be set but output waveform retain. Figure 5-47 shows the output timing in Timer mode.

P_TMR2_TCNT[15:0]	0 \1\2\3\4\5\6\7\8\9\A\B\C\D\E\F\0\1\2\3\4\5\6\7\8\9\A\B\C\D\E\F\0\1\
P_TMR2_Status .TCDF	
P_TMR2_Status .TPRIF	
P_TMR2_Status .TGAIF	Write TMR2_Status.TGAIF=1 to clear this flag
P_TMR2_Status .TGBIF	
P_IOA_SPE[15:0]	6000
	Write P_IOA_Dir to configure IOs of special function as otuput
P_IOA_Dir[15:0]	
P_TMR2_IOCtrl[15:0]	12
IOA9/TIO2A	
IOA10/TIO2B	
P_TMR0_IOCtrl = 1	12: 1. IOA as initial 1 output, 0 output at compare match2. IOB as initial 0 output, 1 output at compare match

Figure 5-47 Timer mode output timing

5.10.2.3. Continuous up/down counting mode with Center-Aligned PWM

The operation of continuous up/down counting mode is the same as up counting mode except the timer period register defines the middle transition point of whole counting process. The counting direction changes from up to down when the timer counter register reaches the timer period register. The period of the timer is two times of P_TMR2_TPR of the scaled clock input and the setting of CKEGS in the P_TMR2_Ctrl register. Figure 5-48 shows the continuous up/down counting mode operation.






Figure 5-48 Continuous up/down counting example (CCLS = 111'b, CKEGS = 00'b, TMRPS = 000'b)

The initial value of the timer period register can be any value from 0x0000 to 0xFFFF. When the value of the timer counter register equals to timer period register, the TPM timer 2 start to count down to zero. The period interrupts behaves the same manner as described in the continuous up counting mode.

The counting direction is recorded at TCDF bit in the P_TMR2_Status register. Either the external clock input pin or

internal clock source FCK can be selected as the clock source of the timer. Figure 5-49 shows the center-aligned mode PWM at continuous up/down counting mode of timer 2. Figure 5-50 is an example of center aligned PWM. The correlations between the configuration of P_TMR2_IOCtrl and PWM output, the register TGRx and interrupt status flag TGxIF(x=A, B) are shown, respectively.




Figure 5-49 Center-Aligned mode PWM



SPMC75F2413A.com




Figure 5-50 TMR2 center aligned PWM

5.10.2.4. Input Capture Operation

The capture function activation and the input edge at which the interrupt status flag issued are determined by the bits of IOAMODE and IOBMODE in the P_TMR2_IOCtrl register, respectively. It can be the rising edge, falling edge or both edge. The value of counter is always transferred to TGRx (x=A, B) and TBRx (x=A, B) at the rising and falling edge of corresponding input capture port, respectively. The counter register, P_ TMR2_TCNT can be cleared according to the setting of CCLS in P_TMR2_Ctrl register. The counter clear source can be one of TIOOA and TIOOB at the selected edge according to CLEGS in P_TMR2_Ctrl.

Table 5-17 shows the input capture configurations settings and results. When the input capture function is selected, the pulse width or period can be measured presents on input pin. Figure 5-52 shows the programming flowchart of input capture operation. Figure 5-53 is an example of input capture TIO0x (x=A, B). The correlations between the configuration of P_TMR2_IOCtrl and interrupt even are shown.







Figure 5-51 input capture signal connected to TIO2A

Table 5-17 input capture configuration settings and results

Input c	Input capture settings		D ecembration	Desults
CLEGS	CCLS	IOAMODE	Description	Results
Rising edge	TIO2A	Rising edge	Counter cleared at rising edge, interrupt at rising edge	P_TMR2_TGRA = period (40 ms) P_TMR2_TBRA = T1 (25ms)
Rising edge	TIO2A	Falling edge	Counter cleared at rising edge, interrupt at falling edge	P_TMR2_TGRA = period (40 ms) P_TMR2_TBRA = T1 (25ms)
Rising edge	TIO2A	Both edge	Counter cleared at rising edge, interrupt at both edge	P_TMR2_TGRA = period (40 ms) P_TMR2_TBRA = T1 (25ms)
Falling edge	TIO2A	Rising edge	Counter cleared at falling edge, interrupt at rising edge	P_TMR2_TGRA = T2 (15 ms) P_TMR2_TBRA = period (40ms)
Falling edge	TIO2A	Falling edge	Counter cleared at falling edge, interrupt at falling edge	P_TMR2_TGRA = T2 (15 ms) P_TMR2_TBRA = period (40ms)
Falling edge	TIO2A	Both edge	Counter cleared at falling edge, interrupt at both edge	P_TMR2_TGRA = T2 (15 ms) P_TMR2_TBRA = period (40ms)
Both edge	TIO2A	Rising edge	Counter cleared at both edge, interrupt at rising edge	P_TMR2_TGRA = T2 (15 ms) P_TMR2_TBRA = T1 (25ms)
Both edge	TIO2A	Falling edge	Counter cleared at both edge, interrupt at falling edge	P_TMR2_TGRA = T2 (15 ms) P_TMR2_TBRA = T1 (25ms)
Both edge	TIO2A	Both edge	Counter cleared at both edge, interrupt at both edge	P_TMR2_TGRA = T2 (15 ms) P_TMR2_TBRA = T1 (25ms)



SPMC75F2413A.com



- Select TIO2A or TIO2B as counter clear source, and then write
- Select capture input interrupt edge as rising, falling, or both edge
- Enable capture interrupt in P_TMR2_INT register if necessary.
- Start the counting operation with the bit TMR2ST set in

Figure 5-52 Example programming flowchart of input capture operation

SPMC75F2413A.com



P_TMR2_TCNT[15:0]	Х зе	X <u>81</u>	<u> </u>	0 1 2
P_TMR2_TGRA[15:0]		0	X	C3
P_TMR2_TGRB[15:0]		0		C3
P_TMR2_TBRA[15:0]			0 1	
P_TMR2_TBRB[15:0]			3E	
P_TMR2_Status .TGAIF				
P_TMR2_Status .TGBIF				—Deglitch delay
P_IOA_Dir[15:0]	_X		0	
P_TMR2_IOCtrl[15:0]	_X		98	
	Capture P P_TMR2_ /	_TMR2_TCNT to TBRx when falling edge	Capture P_ P_TMR2_T	TMR2_TCNT to GRx when rising edge
IOA9/TIO2A				
IOA10/TIO2B				
		Ctrl.CCLS[2:0] to select IO		input as the clear source of P_TMR2_TCNT P_TMR2_TCNT
P_TMR0_IOCtrl 1. lss	sue capture	interrupt at falling edge of IOA	A9/TIO2A	· _ · · · · · · · · · · · · · · · · · ·

Figure 5-53 Capture input signal width and cycle

5.10.2.5. Timer 2 Control Registers

The P_TMR2_Ctrl configures the selection of timer clock source, counter clock edge, counter clear source, counter clear edge, and capture input sample clock and timer operating modes. TCLKA, TCLKB clock input will be sampled by system clock FCK. When programmed at counting on both edge, the input clock is halved. Any pulse narrower than four sampling clocks will be ignored.

B15	B14	B13	B12	B11	B10	B9	B8		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
0	0	0	0	0	0	0	0		
SP	SPCK			MODE			CLEGS		
B7	B6	B5	B4	B3	B2	B1	В0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
0	0	0	0	0	0	0	0		
	CCLS			GS		TMRPS			

• P_TMR2_Ctrl (0x7402): Timer 2 Control Register



B15-B14	SPCK	Capture input sample	00: FCK/1	01: FCK/2		
		clock select	10: FCK/4	11: FCK/8		
B13-B10	MODE	Modes select	0xxx: Timer mode	1x0x: Edge-aligned PWM mode		
			1x1x: Center-aligned PWM mode			
B9-B8	CLEGS	Counter clear edge in	00: do not clear	01: rising edge		
		input capture mode	10: falling edge 11: both edge			
B7-B5	-B5 CCLS Counter clear source		000: TCNT clearing disabled	001: TCNT cleared by TIO2A capture input		
		select	010: TCNT cleared by TIO2B capture input	011: Reserved		
			100: Reserved	101: Reserved		
			110: Reserved	111: TCNT cleared by P_TMR2_TPR		
				compare match		
B4-B3	CKEGS	Clock edge select	00: Count at rising edge	01: Count at falling edge		
			1X: Count at both edges			
B2-B0	TMRPS	Timer pre-scalar	000: Counts on FCK /1	001: Counts on FCK /4		
		select	010: Counts on FCK /16	011: Counts on FCK /64		
			100: Counts on FCK /256	101: Counts on FCK /1024		
			110: Counts on TCLKA pin input	111: Counts on TCLKB pin input		

5.10.2.6. Timer 2 Period Register

The P_TMR2_TPR is a 16-bit readable/writable register. It is used to set the period of PWM waveform. When P_TMR2_TCNT register reaches P_TMR2_TPR register value, P_TMR2_TCNT register will be cleared to 0x0000 (up-counting mode) or start down-count (continuous up-/down-counting mode) according to

MODE bits programmed in P_TMR2_Ctrl register. Its default value is 0xFFFF. When P_TMR2_TPR register is set to 0x0000, the P_TMR2_TCNT register counter will stop counting and remain at 0x0000.

B12 B15 B14 B13 B11 B10 B9 B8 R/W R/W R/W R/W R/W R/W R/W R/W 1 1 1 1 1 1 1 1 TMRPRD B7 B6 Β5 B4 В3 B2 B1 B0 R/W R/W R/W R/W R/W R/W R/W R/W 1 1 1 1 1 1 1 1 TMRPRD

• P_TMR2_TPR (0x7437): Timer 2 Period Register

5.10.2.7. Timer 2 General and Buffer Register

TGRA, TGRB are 16-bit registers. The TPM timer 2 has two timer general registers. The TGR registers are dual function 16-bit readable/writable registers, functioning as either PWM compare match or input capture registers.

The values in TGR and TCNT are constantly compared with each other when the TGR registers are used as PWM compare match output registers. When the both values match, the TGAIF or TGBIF bit in corresponding timer interrupt status register is set to 1. Compare match outputs can be selected by TIO2A and TIO2B. When the TGR registers are used as input capture registers, the TCNT value is stored at the rising edge of input capture port.

When PWM mode, edge-aligned PWM mode, or center-aligned PWM mode is selected, the TGR register behaves as the duty ratio value register. Upon reset, the TGR registers are initialized to 0x0000.

The timer buffer registers TBRA and TBRB are the double buffers of TGRA and TGRB, respectively. The value of TGRx (x=A, B)



can automatically be updated when the period compare match event occurs. That is, the duty ratio value will not be updated until one period ends completely. When the TBR registers are used as input capture registers, the TCNT value is stored at the falling edge of input capture port.

• P_TMR2_TGRA (0x7446): Timer 2 General Register A

• P_TMR2_TGRB (0x7447): Timer 2 General Register B

B15	B14	B13	B12	B11	B10	B9	B8		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
0	0	0	0	0	0	0	0		
	TMRGLR								
B7	B6	B5	B4	B3	B2	B1	B0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
0	0	0	0	0	0	0	0		
	TMRGLR								

• P_TMR2_TBRA (0x7456): Timer 2 Buffer Register A

• P_TMR2_TBRB (0x7457): Timer 2 Buffer Register B

· _ · · · · · · · ·								
B15	B14	B13	B12	B11	B10	B9	B8	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	
	TMRBUF							
B7	B6	B5	B4	B3	B2	B1	В0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	
	TMRBUF							

5.10.2.8. Timer 2 Input and Output Control Register

The P_TMR2_IOCtrl register controls the PWM compare match output and input capture action type of TIO2A and TIO2B pins. By setting the CCLS and MODE bits in P_TMR2_Ctrl register will determine the timer IO action mode. When choosing PWM compare match output mode, the IOAMODE/IOBMODE bits determines the waveform generation depending on the active clock edge. When choosing input capture mode, the IOAMODE/IOBMODE bits defines the capture event.

• P_TMR2_IOCtrl (0x7412): Timer 2 IO control register

B15	B14	B13	B12	B11	B10	B9	B8		
R	R	R	R	R	R	R	R		
0	0	0	0	0	0	0	0		
	Reserved								
B7	B6	B5	B4	B3	B2	B1	B0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
0	0	0	0	0	0	0	0		
	IOBMODE				IOAM	ODE			

B15-B8	Reserved			
B7-B4	IOBMODE	Select Timer 0/Timer 1 IOB Configuration	PWM compare match output mode	:
			0000: Initial output 0, 0 output at	0001: Initial output 0, 1 output at
			compare match	compare match



			0010: Initial output 1, 0 output at compare match 01xx: Output hold Input capture mode:	0011: Initial output 1, 1 output at compare match
			· · · · · · · · · · · · · · · · · · ·	1001: Issue input capture interrupt at falling edge
			101x: Issue input capture interrupt at both edges	11xx: Input capture when Position Detection Register changes
			PWM compare match output mode 0000: Initial output 0, 0 output at compare match	0001: Initial output 0, 1 output at compare match
B3-B0	IOAMODE	Select Timer 0/Timer 1 IOA Configuration	0010: Initial output 1, 0 output at compare match 01xx: Output hold	0011: Initial output 1, 1 output at compare match
		g	Input capture mode:	
			at rising edge	1001: Issue input capture interrupt at falling edge
			101x: Issue input capture interrupt at both edges	11xx: Input capture when Position Detection Register changes

5.10.2.9. Timer 2 Start Register

The P_TMR_Start register selects the operation of counter start/stop for the P_TMRx_TCNT (x = 0 ~ 4). When counter operation stopped, its contents will be cleared. Set TMR2ST bit to

1 would start the P_TMR2_TCNT register immediately and vice versa.

• P_TMR_Start (0x7405): Timer Counter Start Register

B15	B14	B13	B12	B11	B10	B9	B8
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
	-		Rese	erved	-	_	
B7	B6	B5	B4	B3	B2	B1	B0
R	R	R	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
	Reserved		TMR4ST	TMR3ST	TMR2ST	TMR1ST	TMR0ST
B15-B5	Reserved						
B4 TMR4ST Timer 4 counter start set			setting	0: Counter op	peration stopped	1: Performs co	unting operation

B4	TIMR451	Timer 4 counter start setting	0: Counter operation stopped	1. Performs counting operation
B3	TMR3ST	Timer 3 counter start setting	0: Counter operation stopped	1: Performs counting operation
B2	TMR2ST	Timer 2 counter start setting	0: Counter operation stopped	1: Performs counting operation
B1	TMR1ST	Timer 1 counter start setting	0: Counter operation stopped	1: Performs counting operation
B0	TMR0ST	Timer 0 counter start setting	0: Counter operation stopped	1: Performs counting operation

5.10.2.10. Timer 2 Interrupt Enable Register

The P_TMR2_INT register is used to enable or disable A/D conversion start request by TGRA compare match, interrupt

requests for period register compare match and input capture/compare match of TGRA or TGRB.



• P_TMR2_INT (0x7422): Timer 2 Interrupt Enable Register

B15	B14	B13	B12	B11	B10	В9	B8	
R	R	R	R	R R		R	R	
0	0	0	0	0 0		0	0	
	-	-	Rese	erved				
		-	-					
B7	B6	B5	B4	B3	B2	B1	B0	
R/W	R	R	R/W	R	R	R/W	R/W	
0	0	0	0	0 0		0	0	
TADSE	Rese	erved	TPRIE	Reserved		TGBIE	TGAIE	

B15-8	Reserved			
B7	TADSE	A/D conversion start request by TGRA enable bit	0: Disable	1: Enable
B6-B5	Reserved			
B4	TPRIE	Timer Period Register interrupt enable bit	0: Disable	1: Enable
B3-B2	Reserved			
B1	TGBIE	Timer General B Register interrupt enable bit	0: Disable	1: Enable
B0	TGAIE	Timer General A Register interrupt enable bit	0: Disable	1: Enable

5.10.2.11. Timer 2 Interrupt Status Register

The interrupt status register indicates the event generation of a period registers compare match and input capture/compare match of TGRA or TGRB. These flags show the interrupt sources. An interrupt would be generated when the corresponding interrupt

enable bit is set in P_TMR2_INT register. The TCDIF represents the counter direction when timer is setup to center-aligned PWM mode.

• P_TMR2_Status (0x7427): Timer 2 Interrupt Status Register

B15	B14	B13	B12	B11	B11 B10		B8			
R	R	R	R	R	R	R	R			
0	0	0 0 0 0		0	0	0				
	Reserved									

B7	B6	B5	B4	B3 B2		B1	В0
R/W	R	R	R/W R R		R/W	R/W	
0	0	0	0	0	0 0		0
TCDF	Rese	erved	TPRIF	Reserved		TGBIF	TGAIF

B15-8	Reserved			
B7	TCDF	Timer Count direction flag	0: Up-counting	1: Down-counting
B6-B5	Reserved			
B4	TPRIF*	Timer Period Register compare match flag	0: Compare match not	1: Compare match has
			occurred	occurred
B3-B2	Reserved			
B1	TGBIF*	Timer General B Register input capture/compare	0: Input capture/compare	1: Input capture/compare
		match flag	match not occurred	match has occurred
B0	TGAIF*	Timer General A Register input capture/compare	0: Input capture/compare	1: Input capture/compare
		match flag	match not occurred	match has occurred

%: write '1' to clear this flag



5.10.2.12. Timer 2 Counter Register

The TPM timer 2 has a 16 bit counter P TMR2 TCNT register. It is a readable register that increments/decrements according to input clocks.

Bits TMRPS in corresponding timer control register can select input clocks. P_TMR2_TCNT can increment or decrement in center-aligned PWM mode, although they only increment in other modes. The P TMR2 TCNT register is reset to 0x0000 by compare matches with corresponding TGRA, TGRB or input captures to TGRA, TGRB.

B15	B14	B13	B12	B11	B10	B9	B8	
R	R	R	R	R	R	R	R	
0	0	0	0	0	0	0	0	
			TMR	CNT				
				-			-	
B7	B6	B5	B4	B3	B2	B1	B0	
R	R	R	R	R	R	R	R	
0	0	0	0	0	0	0	0	
	TMRCNT							

P TMR2 TCNT (0x7432): Timer 2 Counter Register

5.11. MCP TIMER 3 AND 4 MODULE

5.11.1. Introduction

There are two channels of 16bit MCP (Motor Control PWM) timers, MCP timer 3 and MCP timer 4 on the SPMC75F2413A chip. The MCP timers provide two independent set of full function for three-phase, six programmable PWM waveform output capabilities. The MCP timer 3 should work with PDC timer 0 and MCP timer 4

works with PDC timer 1 to form the speed closed loop control for BLDC and ACI motor applications. This MCP timer module has totally twelve timer output pins for motor control operations. Figure 5-54 shows the block diagram of the MCP timer 3 and 4 module. For details of timer specifications, please refer to Table 5-18.




Figure 5-54 MCP timer 3 and 4 block diagram

Table 5-18 MCP timer 3 and 4 specification

Function	MCP Timer 3	MCP Timer 4
Clock sources	Internal clock: FCK/1, FCK/4, FCK/16, FC	K/64, FCK/256, FCK/1024
	External clock: TCLKA, TCLKB	
	◆ TIO3A/U1	◆ TIO4A/U2
Output pins	◆ TIO3B/V1	◆ TIO4B/V2
	◆ TIO3C/W1	◆ TIO4C/W2



SPMC75F2413At4U.com

Function			МС	P Timer 3	MCP	Timer 4		
			•	TIO3D/U1N	• -	TIO4D/U2N		
			•	TIO3E/V1N	• •	TIO4E/V2N		
			٠	TIO3F/W1N	• •	TIO4F/W2N		
		◆ P_TMR3_TGRA		♦ 1	P_TMR4_TGRA			
-			•	P_TMR3_TGRB	♦ 1	P_TMR4_TGRB		
Timer genera	al registe	er	•	P_TMR3_TGRC	♦ 1	P_TMR4_TGRC		
			٠	P_TMR3_TGRD	♦ 1	P_TMR4_TGRD		
			•	P_TMR3_TBRA	♦ 1	P_TMR4_TBRA		
Timer buffer	register		•	P_TMR3_TBRB	♦ 1	P_TMR4_TBRB		
			٠	P_TMR3_TBRC	♦ 1	P_TMR4_TBRC		
Interrupt peri	od		Inte	errupt every one, two, four and eight period				
			•	Rising				
Counting edg	je		•	Falling				
			٠	Both edge				
Counter clea	r source	!	Cle	ar on P_TMR3_TPR compare match	Clear	r on P_TMR4_TPR compare match		
PWM compa	re	1 output	Ye	6	Yes			
match output	:	0 output	Ye	5	Yes			
function		Output Hold	Yes	3	Yes			
BLDC motor	drive P\	VM	Yes		Yes			
ACI motor dr	ive PWN	Л	Ye	Yes		Yes		
Edge-aligned	I PWM		Ye	Yes		Yes		
Center-aligne	ed PWM		Yes		Yes	Yes		
Complement	ary PWI	N	Yes		Yes			
Timer buffer	operatio	n	Yes, but not P_TMR3_TGRD		Yes, but not P_TMR4_TGRD			
AD convert s			P_	P_TMR3_TGRD compare match		P TMR4 TGRD compare match		
PWM duty pa	artial loa	d prevention		s, through P_TMR_LDOK register	Yes, through P_TMR_LDOK register			
PWM output			Ye	s, through P_TMR_Output register	Yes, through P_TMR_Output register			
	Force	d H	Ye	3	Yes			
PWM	Force	dL	Ye	3	Yes			
waveform	Active	н	Ye	3	Yes			
control	Active	۰L	Ye	3	Yes			
			٠	P_POS0_DectData register change	♦ 1	P_POS1_DectData register change		
UVW phase	synchro	nization	•	P_TMR3_TGRB compare match		P_TMR4_TGRB compare match		
			•	P_TMR3_TGRC compare match		P_TMR4_TGRC compare match		
			Us	e P_TMR3_TGRA register or thee timer		P_TMR4_TGRA register or thee timer		
Duty Mode		gei	neral register	gene	eral register			
MCP registers write protection		Ye	s, through P_TPWM_Write register	Yes,	through P_TPWM_Write register			
External fault input pin			N1	FTIN	2			
External overload input pin		OL	1	OL2				
		•	٠	Timer 3 TPR interrupt		Timer 4 TPR interrupt		
			•	Timer 3 TGRA interrupt		Timer 4 TGRA interrupt		
Interrupt sour	rce		•	External fault input 1 interrupt		MCP4 external fault input 2 interrupt		
			•	External overload input 1 interrupt		External overload input 2 interrupt		
				MCP3 PWM output short interrupt		MCP4 PWM output short interrupt		



5.11.2. MCP Timer 3 and 4 Counting Operation

The on-chip MCP timer 3 and 4 have the following five possible counting operations :

- □ Timer mode operation.
- Count on external clock input pin TCLKA or TCLKB.
- Edge-aligned PWM mode (continuous up counting, PWM output mode).
- Center-aligned PWM mode (continuous up/down counting, PWM output mode).
- Complementary PWM mode w/o dead-time control.

5.11.2.1. Continuous Up Counting Mode with Edge-Aligned PWM

Each MCP timer channel can be configured as edge-aligned PWM mode by setting MODE bits in P_TMR0_Ctrl. At this mode, the timer counter act as up-counting timer and counting from 0x0000 to timer period register value. User must set P_TMRx_TPR (x = 3 \sim 4) register and set counter clear source (CCLS) as cleared by timer period compare match and also needs to setup proper bits value of PRDINT in the P_TMRx_Ctrl (x = 3, 4) register.

The MCP timer continuous up counting according to the input clock sources from bits value TMRPS defined in corresponding

timer control register. The timer counter register will be cleared to zero when the register value matches that of the timer period register and period compare match event interrupt flag TPRIF is set. The period interrupt request is generated when PPRIE bit is set in P_TMRx_INT (x = 3, 4) register.

The initial value of P_TMRx_TPR (x = 3, 4) can be any value from 0x0000 to 0xFFFF. Either the external clock input pin or internal clock source FCK can be selected as the clock source of the timer. The normal continuous up counting mode is extremely suitable for the generation of edge-triggered or asynchronous PWM waveforms and sampling periods in digital motor control systems. Figure 5-55 shows the normal continuous up counting mode of the MCP timer 3.

At edge-aligned PWM mode, user must configure P_TMRx_TPR (x= 3, 4) period register and P_TMRx_TGRy (y = A, B, C) general register, then set counter clear source (CCLS) as cleared by timer period compare match.

The output conditions of compare match are configured by setting $\label{eq:p_transform} P_TMRx_IOCtrl~(x=3,4)~register.$

Figure 5-56 shows the normal continuous up counting mode for edge-aligned PWM generation of timer 3.




Figure 5-55 Continuous up counting example (CCLS = 111'b, CKEGS = 00'b, TMRPS = 000'b)






Figure 5-56 Edge-Aligned mode PWM

5.11.2.2. Timer mode Operation

The Timer mode can be selected by setting MODE in P_TMRx_Ctrl (x=3, 4). Except output waveform, it operates the same as continuous up counting mode with edge-aligned PWM. The first compare match event of general register occurs when timer counter register matches the content of TGRA, TGRB or TGRC register and the output will transits in the way set by IOAMODE, IOBMODE and IOCMODE, respectively. If compare match event occurs again, the compare match interrupt flag will be set but output waveform retain.

5.11.2.3. Continuous up/down counting mode with **Center-Aligned PWM**

The operation of continuous up/down counting mode is the same as up counting mode except the timer period register defines the middle transition point of the whole counting process. The counting direction changes from up to down when the timer counter register reaches the timer period register. The period of the timer is two times of P_TMRx_TPR (x = 3, 4) of the scaled clock input and the setting of CKEGS in the P_TMRx_Ctrl (x = 3, 4) register. Figure 5-57 shows the continuous up/down counting mode operation.




Figure 5-57 Continuous up/down counting example (CCLS = 111'b, CKEGS = 00'b, TMRPS = 000'b)

The initial value of the timer period register can be any value from 0x0000 to 0xFFFF. When the value of the timer counter register equals to timer period register, the MCP timer start to count down to zero. The period interrupt behaves the same manner as described in the continuous up counting mode.

The counting direction is recorded at TCDF bit in the P_TMRx_Status (x = 3, 4) register. Either the external clock input pin or internal clock source FCK can be selected as the clock source of the timer. Figure 5-58 shows the center-aligned mode PWM at continuous up/down counting mode of timer 3.






Figure 5-58 Center-Aligned mode PWM

5.11.2.4. Timer/PWM Module Write Enable Control Register

User must write 0x5A01 to P_TPWM_Write register to enable the timer 3 and write 0x5A02 to P_TPWM_Write to enable timer 4 for timer PWM generation. The P_TPWM_Write register provides a way to prevent the settings of timer 3 or 4 being miswritten due to CPU runaway. To modify the setting of timer 3 or timer 4, the corresponding TMR3/4WE bit must be set to '1'. Registers concerned with TMR3WE and TMR4WE are listed below. The recommended procedure of P_TPWM_Write register is first to read the content then does logical OR operation on control words (0x5A01 or 0x5A02). Write back the result to P_TPWM_Write last.

The TMR3WE and TMR4WE control the MCP registers respectively as follows:

TMR3WE bit controls the write operation of following registers : P_TMR3_Ctrl, P_TMR3_IOCtrl, P_TMR3_INT, P_TMR3_Status, P_TMR3_DeadTime, P_TMR_Start, P_TMR_Output

TMR4WE bit controls the write operation of following registers : P_TMR4_Ctrl, P_TMR4_IOCtrl, P_TMR4_INT, P_TMR4_Status, P_TMR4_DeadTime, P_TMR_Start, P_TMR_Output

B15	B14	B13	B12	B11	B10	B9	B8
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
	-	-	Res	erved	-		-
				1		-	
B7	B6	B5	B4	B3	B2	B1	B0
R	R	R	R	R	R	R/W	R/W
0	0	0	0	0	0	0	0
			TMR4WE	TMR3WE			
B15-8	WECHK	Write enable check b	oits pattern. To pr	operly enable TMI	R4WE and		
		TMR3WE, these bit	s must be writte	en to '0x5A'. Othe	rwise, the		
		control bits will not be	e set. These bits	will be read as '0'.			
B7-2	Reserved						
B1	TMR4WE	Timer 4 setting regis	ters write enable	select bit	0: D	isable	1: Enable
B0	TMR3WE	Timer 3 setting regis	ters write enable	select bit	0: D	isable	1: Enable

• P_TPWM_Write (0x7409): Timer/PWM Module Write Enable Control Register



5.11.2.5. Timer 3 and 4 Control Registers

The P_TMRx_Ctrl (x = 3, 4) configures the selection of timer clock source, counter clock edge, counter clear source, counter clear edge, TPR interrupt frequency and timer operating modes. TCLKA, TCLKB clock input will be sampled by system clock FCK. Any pulse narrower than four sampling clocks will be ignored. The MCP timer 3 and 4 does not support input capture mode. When programmed at counting on both edge, the input clock is halved.

• P_TMR3_Ctrl (0x7403): Timer 3 Control Register

• P_TMR4_Ctrl (0x7404): Timer 4 Control Register

PRE	DINT		MO	DE		Reserved	
0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
B15	B14	B13	B12	B11	B10	B9	B8

B7	B6	B5	B4	B3	B2	B1	B0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
	CCLS			EGS	TMRPS		

B15-B14	PRDINT	TPR interrupt frequency select	00: Interrupt every period	01: Interrupt once every 2 periods
			10: Interrupt once every 4 periods	11: Interrupt once every 8 periods
B13-B10	MODE	Modes select	0xxx: Timer mode	1x0x: Edge-aligned PWM mode
			1x1x: Center-aligned PWM mode	
B9-B8	Reserved			
B7-B5	CCLS	Counter clear source select	000: TCNT clearing disabled	001: Reserved
			010: Reserved	011: Reserved
			100: Reserved	101: Reserved
			110: Reserved	111: TCNT cleared by P_TMRx_TPR
				(x = 3, 4) compare match
B4-B3	CKEGS	Clock edge select	00: Count at rising edge	01: Count at falling edge
			1X: Count at both edges	
B2-B0	TMRPS	Timer pre-scalar select	000: Counts on FCK /1	001: Counts on FCK /4
			010: Counts on FCK /16	011: Counts on FCK /64
			100: Counts on FCK /256	101: Counts on FCK /1024
			110: Counts on TCLKA pin input	111: Counts on TCLKB pin input

5.11.2.6. Timer 3 and 4 Period Register

The P_TMRx_TPR (x = 3, 4) is a 16-bit readable/writable register. It is used to set the period of PWM waveform. When P_TMRx_TCNT (x = 3, 4) register reaches P_TMRx_TPR (x = 3, 4) register value, P_TMRx_TCNT (x = 3, 4) register will be cleared to 0x0000 (up-counting mode) or start down-count (continuous up-/down-counting mode) according to MODE bits programmed in P_TMRx_Ctrl (x = 3, 4) registers. Its default value is 0xFFFF. When P_TMRx_TPR (x = 3, 4) register is set to 0x0000, the P_TMRx_TCNT (x = 3, 4) register counter will stop counting and remain at 0x0000.

• P_TMR3_TPR (0x7438): Timer 3 Period Register

P_TMR4_TPR (0x7439): Timer 4 Period Register

B15	B14	B13	B12	B11	B10	B9	B8			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
1	1	1	1	1	1	1	1			
	TMRPRD									

© Sunplus Innovation Technology Inc. Proprietary & Confidential



B7	B6	B5	B4	B3	B2	B1	B0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
1	1	1	1	1	1	1	1			
	TMRPRD									

5.11.2.7. Timer Load-OK Register

In PWM output mode, to prevent partial duty parameters from being loaded incorrectly, correct updating procedures must be followed. The correct updating procedures are first update P_TMR3/4_TGRA-C, then set corresponding LDOK bit to '1'. Once LDOK bit has been set, all duty parameters are considered to be ready, and will be loaded to TGR when counter has been cleared. Then LDOK bit will be cleared to '0' when counter has

been cleared. During LDOK be set to '1', the contents of P_TMR3/4_TGRA-C will not be altered by writing to these registers. To correctly set the LDOK bits, the pattern '101010' must be written to P_TMR_LDOK bit 7 to bit 2, otherwise the LDOK bits will not be updated. For example, to set LDOK0 to '1', 0x00A9 must be written to P_TMR_LDOK.

• P_TMR_LDOK (0x740A): Timer Load-OK Register

B15	B14	B13	B12	B11	B10	B9	B8			
R	R	R	R	R	R	R	R			
0	0	0	0	0	0	0	0			
-	Reserved									

B7	B6	B5	B4	B3	B2	B1	B0
W	W	W	W	W	W	W	W
0	0	0	0	0	0	0	0
		TLI	DCHK			LDOK1	LDOK0

B15-B8	Reserved		
B7-B2	TLCKHK	Timer load register check bits	To change the settings of P_TMR_LDOK, "101010" must be written to these bits. Otherwise LDOK1 and LDOK0 will not be changed. These bits will be read as '0'.
B1	LDOK1	P_TMR4_TGRA-C ok to load bit	This bit determines whether the values in P_TMR4_TGRA-C are ready to be loaded to PWM module. The values in P_TMR4_TGRA-C will not be loaded to PWM module until this bit has been set to '1'. After the values have been loaded, this bit will be cleared automatically. Note that when this bit has been set, the values in P_TMR4_TGRA-C will not be changed by writing to these registers.
В0	LDOK0	P_TMR3_TGRA-C ok to load bit	This bit determines whether the values in P_TMR3_TGRA-C are ready to be loaded to PWM module. The values in P_TMR3_TGRA-C will not be loaded to PWM module until this bit has been set to '1'. After the values have been loaded, this bit will be cleared automatically. Note that when this bit has been set, the values in P_TMR3_TGRA-C will not be changed by writing to these registers.



5.11.2.8. Timer 3 and 4 General and Buffer Register

The TGRA, TGRB and TGRC registers are dual function 16-bit readable/writable registers, functioning as compare match registers. The values in TGR and TCNT are constantly compared with each other when the TGR registers are used as compare match registers. When edge-aligned PWM or center-aligned PWM mode is selected, the TGR register controls duty ratio of PWM output. Upon reset, the TGR registers are initialized to 0x0000.

The bit TGDIF in P_TMRx_Status (x=3, 4) will be set when TCNT counter value matches the content of P_TMRx_TGRD(x = 3, 4)

- P_TMR3_TGRA (0x7448): Timer 3 General Register A
- P_TMR3_TGRB (0x7449): Timer 3 General Register B
- P_TMR3_TGRC (0x744A): Timer 3 General Register C
- P_TMR3_TGRD (0x744B): Timer 3 General Register D
- P_TMR4_TGRA (0x744C): Timer 4 General Register A
- P_TMR4_TGRB (0x744D): Timer 4 General Register B
- P_TMR4_TGRC (0x744E): Timer 4 General Register C
- P_TMR4_TGRD (0x744F): Timer4 General Register D

register and this event could trigger an ADC to start a conversion. Remarkably, the TGRD doest not derive any output waveform.

The timer buffer registers TBRA, TBRB and TBRC are the double buffers of TGRA, TGRB and TGRC, respectively. The value of TGRx (x=A, B, C) can automatically be updated when the period compare match event occurs. That is, the duty ratio value will not be updated until one period ends completely.

B15	B14	B13	B12	B11	B10	B9	B8			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
0	0	0	0	0	0	0	0			
	TMRGLR									

B7 B6 B5 B4 B2 B1 B0 В3 R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0 TMRGLR

- P_TMR3_TBRA (0x7458): Timer 3 Buffer Register A
- P_TMR3_TBRB (0x7459): Timer 3 Buffer Register B
- P_TMR3_TBRC (0x745A): Timer 3 Buffer Register C
- P_TMR4_TBRA (0x745C): Timer 4 Buffer Register A
- P_TMR4_TBRB (0x745D): Timer 4 Buffer Register B

• P_TMR4_TBRC (0x745E): Timer 4 Buffer Register C

B15	B14	B13	B12	B11	B10	B9	B8			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
0	0	0	0	0	0	0	0			
	TMDRLF									

B7	B6	B5	B4	B3	B2	B1	B0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
0	0	0	0	0	0	0	0			
	TMRBUF									

© Sunplus Innovation Technology Inc. Proprietary & Confidential



5.11.2.9. Timer 3 and 4 Input and Output Control Register

The P_TMRx_IOCtrl (x =3, 4) register controls the action type of PWM compare match output in TIOxA, TIOxB, and TIOxC (x = 3, 4) pins. By setting the CCLS and MODE bits in P_TMRx_Ctrl (x = 3, 4) register will determine the timer action mode. When choosing PWM compare match output mode, the IOAMODE/IOBMODE/IOCMODE bits determines the waveform generation depending on the active clock edge. The MCP 3 and 4 does not have the setting for input capture operation and bits value 1xxx'b of IOAMODE/IOBMODE/IOCMODE are invalid.

• P_TMR3_IOCtrl (0x7413): Timer 3 IO control register

• P_TMR4_IOCtrl (0x7414): Timer 4 IO control register

B15	B14	B13	B12	B11	B10	B9	B8
R	R	R	R	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
Reserved			IOCMODE				

B7	B6	B5	B4	В3	B2	B1	В0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	
IOBMODE				IOAMODE				

B15-B12	Reserved			
	10011005		0000: Initial output 0, 0 output at compare match	0001: Initial output 0, 1 output at compare match
B11-B8	IOCMODE	Select Timer 0/Timer 1 IOC Configuration	0010: Initial output 1, 0 output at compare match 01xx: Output hold	0011: Initial output 1, 1 output at compare match
			0000: Initial output 0, 0 output at compare match	0001: Initial output 0, 1 output at compare match
B7-B4	IOBMODE	DE Select Timer 0/Timer 1 IOB Configuration	0010: Initial output 1, 0 output at compare match	0011: Initial output 1, 1 output at compare match
			01xx: Output hold 0000: Initial output 0, 0 output at compare match	0001: Initial output 0, 1 output at compare match
B3-B0	IOAMODE	AMODE Select Timer 0/Timer 1 IOA Configuration	0010: Initial output 1, 0 output at compare match	0011: Initial output 1, 1 output at compare match
			01xx: Output hold	

5.11.2.10. Timer Start Register

The P_TMR_Start register selects the operation of counter start/stop for the P_TMRx_TCNT (x = 0 ~ 4). When counter operation stopped, its contents will be cleared. Setting TMR3ST or

TMR4ST bit to 1 would start the P_TMR3_TCNT or P_TMR4_TCNT register immediately and vice versa.

• P_TMR_Start (0x7405): Timer Counter Start Register

B15	B14	B13	B12	B11	B10	B9	B8		
R	R	R	R	R	R	R	R		
0	0	0	0	0	0	0	0		
Reserved									

© Sunplus Innovation Technology Inc. Proprietary & Confidential



SPMC75F2413ALcom

B7	B6	B5	B4	B3	B2	B1	B0		
R	R	R	R/W	R/W	R/W	R/W	R/W		
0	0	0	0	0	0	0	0		
	Reserved		TMR4ST	TMR3ST	TMR2ST	TMR1ST	TMR0ST		
B15-B5	Reserved								
B4	TMR4ST	Timer 4 counter star	t setting	0: Counter op	peration stopped	1: Performs co	1: Performs counting operation		
B3	TMR3ST	Timer 3 counter star	t setting	0: Counter op	peration stopped	1: Performs co	1: Performs counting operation		
B2	TMR2ST	Timer 2 counter star	t setting	0: Counter op	peration stopped	1: Performs co	1: Performs counting operation		
B1	TMR1ST	Timer 1 counter star	t setting	0: Counter or	peration stopped	1: Performs counting operation			
B0	TMR0ST	Timer 0 counter star	t setting	0: Counter or	peration stopped	1: Performs counting operation			

• P_TMR3_INT (0x7423): Timer 3 Interrupt Enable Register

• P_TMR4_INT (0x7424): Timer 4 Interrupt Enable Register

B14	B13	B12	B11	B10	В9	B8			
R	R	R	R	R	R	R			
0	0	0	0	0	0	0			
Reserved									
B6	B5	B4	B3	B2	B1	B0			
R	R	R/W	R/W	R	R	R			
0	0	0	0	0	0	0			
Rese	erved	TPRIE	TGDIE	Reserved					
	R 0 B6 R 0	R R 0 0 B6 B5	R R R 0 0 0 0 Rese B6 B5 B4 R R R/W 0 0 0	R R R 0 0 0 0 Reserved B6 B5 B4 B3 R R R/W R/W 0 0 0 0	R R R R 0 0 0 0 0 Reserved B6 B5 B4 B3 B2 R R/W R/W R 0 0 0 0 0	R R R R R 0 0 0 0 0 0 Reserved B6 B5 B4 B3 B2 B1 R R/W R/W R R 0 0 0 0			

B15-8	Reserved			
B7	TADSE ※	A/D conversion start request by TGRD enable bit	0: Disable	1: Enable
B6-B5	Reserved			
B4	TPRIE	Timer Period Register interrupt enable bit	0: Disable	1: Enable
B3	TGDIE ※	Timer General D Register interrupt enable bit	0: Disable	1: Enable
B2-B0	Reserved			

% Please refer to Timer 3 and 4 Interrupt Status Register.

5.11.2.11. Timer 3 and 4 Interrupt Status Register

The interrupt status register indicates the event generation of period register compare match and compare match of TGRD. These flags show the interrupt sources. An interrupt would be generated when the corresponding interrupt enable bit is set in P_TMRx_INT (x = 3, 4) register. The TCDF represents the counter

direction when timer is setup to center-aligned PWM mode. The bit TGDIF in P_TMRx_Status (x=3, 4) will be set when timer counter register matches the content of P_TMRx_TGRD(x = 3, 4) register and this event could trigger an ADC to start a conversion.

• P_TMR3_Status (0x7428): Timer 3 Interrupt Status Register

• P_TMR4_Status (0x7429): Timer 4 Interrupt Status Register

B15	B14	B13	B12	B11	B10	В9	B8		
R	R	R	R	R	R	R	R		
0	0 0 0 0 0		0	0	0				
	Reserved								

B7	B6	B5	B4	В3	B2	B1	В0
R/W	R	R	R/W	R/W	R	R	R
0	0	0	0	0	0	0	0
TCDF	Reserved		TPRIF	TGDIF	Reserved		



B15-8	Reserved			
B7	TCDF	Timer Count direction flag	0: Up-counting	1: Down-counting
B6-B5	Reserved			
B4	TPRIF*	Timer Period Register compare match flag.	0: Compare match not occurred	1: Compare match has occurred
В3	TGDIF*	Timer General D Register compare match flag	0: Compare match not occurred	1: Compare match has occurred
B2-B0	Reserved			

: write '1' to clear this flag

5.11.2.12. Timer 3 and 4 Counter Register

The MCP timer 3 and timer 4 have two TCNT counters (P_TMR3_TCNT and P_TMR4_TCNT), one for each channel. The TCNT counters are 16-bit readable registers that increment/decrement according to input clocks.

Bits TMRPS in corresponding timer control register can select input clocks. P_TMR3_TCNT and P_TMR4_TCNT increment/decrement in center-aligned PWM mode, while they only increment in other modes. The TCNT counters are initialized to 0x0000 when TCNT value matches the period register.

• P_TMR3_TCNT (0x7433): Timer 3 Counter Register

• P_TMR4_TCNT (0x7434): Timer 4 Counter Register


		¥							
B15	B14	B13	B12	B11	B10	B9	B8		
R	R	R	R	R	R	R	R		
0	0	0	0	0	0	0	0		
	TMRCNT								
B7	B6	B5	B4	B3	B2	B1	B0		
R	R	R	R	R	R	R	R		
0	0	0	0	0	0	0	0		
	TMRCNT								

5.11.2.13. PWM Output Operation

The MCP timer module has two channels and can perform PWM function up to twelve pins output. The output waveforms have active low at compare match, active high at compare match, forced high and forced low for the corresponding TIOxA, TIOxB,

TIOxC, TIOxD, TIOxE and TIOxF (x = 3, 4) output pin using compare match with P_TMRx_TGRA, P_TMRx_TGRB, P_TMRx_TGRC (x = 3, 4) register respectively. Figure 5-59 shows the programming flowchart of PWM operation.





Descriptions:

- [1.] Program the PWM specified GPIO pins as output port and fault input pin if necessary.
- [2.] Enable the special function of PWM of P_IOB_SPE and P_IOC_SPE.
- [3.] Write control word to P_TPWM_Write register to enable the write access.
- [4.] Setup the CCLS bits to 111'b so that period register determines the period and counter clear source.
- [5.] Select compare match output mode through P_TMRx_IOCtrl (x = 3, 4) register and choose desired PWM waveform through P_TMRx_OutputCtrl (x = 3, 4) register.
- [6.] Enable period interrupt and start the counting operation with the bit TMR3ST or TMR4ST is set in P_TMR_Start register.

Figure 5-59 Example programming flowchart of PWM operation

5.11.2.14. Timer Output Enable Register

This register enables/disables the PWM outputs of the specified MCP3 and/or MCP4 timer module. The PWM output will be high-impedance if disabled. Note that this register only takes effect

when TIO3A to TIO3F or TIO4A to TIO4F are set to be output pins in special function mode.

		Timer Output Enab							
B15	B14	B13	B12	B11	B10)	B9	B8	
R	R	R/W	R/W	R/W	R/W	/	R/W	R/W	
0	0	0	0	0	0		0	0	
Re	Reserved		TMR4EOE	TMR4DOE	TMR4C	OE	TMR4BOE	TMR4AOE	
					1				
B7	B6	B5	B4	B3	B2		B1	B0	
R	R	R/W	R/W	R/W	R/W	/	R/W	R/W	
0	0	0	0	0	0		0	0	
Re	eserved	TMR3FOE	TMR3EOE	TMR3DOE	TMR3C	OE	TMR3BOE	TMR3AOE	
B15-B14	Reserved								
B13	TMR4FOE	Timer 4 IOF Output	enable (TIO4F)			0: Disa	Disable 1: Enable		
B12	TMR4EOE	Timer 4 IOE Outpu	t enable (TIO4E)			0: Disable 1:		Enable	
B11	TMR4DOE	Timer 4 IOD Outpu	t enable (TIO4D)			0: Disable 1: I		Enable	
B10	TMR4COE	Timer 4 IOC Outpu	t enable (TIO4C)			0: Disa	ble 1:	Enable	
B9	TMR4BOE	Timer 4 IOB Outpu	t enable (TIO4B)			0: Disa	ble 1:	Enable	
B8	TMR4AOE	Timer 4 IOA Output	t enable (TIO4A)			0: Disa	ble 1:	Enable	
B7-B6	Reserved								
B5	TMR3FOE	Timer 3 IOF Output	Fimer 3 IOF Output enable (TIO3F)				ble 1:	Enable	
B4	TMR3EOE	Timer 3 IOE Outpu	t enable (TIO3E)			0: Disa	ble 1:	Enable	

• P_TMR_Output (0x7406): Timer Output Enable Register



B3	TMR3DOE	Timer 3 IOD Output enable (TIO3D)	0: Disable	1: Enable
B2	TMR3COE	Timer 3 IOC Output enable (TIO3C)	0: Disable	1: Enable
B1	TMR3BOE	Timer 3 IOB Output enable (TIO3B)	0: Disable	1: Enable
B0	TMR3AOE	Timer 3 IOA Output enable (TIO3A)	0: Disable	1: Enable

5.11.2.15. Timer 3 and 4 Output Control Register

The configuration of MCP timer 3 and 4 output control registers is essential to the PWM waveform type used for motor drive applications. The DUTYMODE bit determines which registers used for PWM determines duty ratio. Generally speaking, when driving a BLDC motor with 120 degree PWM mode only P_TMRx_TGRA(x = 3, 4) is the need to setup the duty register. In other words, all of the three

P_TMRx_TGRA/P_TMRx_TGRB/P_TMRx_TGRC (x = 3, 4) registers required for 180 degree PWM, including BLDC and ACI motor. The POLP bit determines the PWM active level for IGBT/MOSFET switching device. The UPWM, VPWM and WPWM can be forced H/L or active H/L waveform on specified pin. The bits of POLP, WPWM/VWPM/UPWM and WOC/VOC/UOC make different results in the PWM waveform generation.




Figure 5-60 PWM output timing with different duty mode selection



SPMC75F2413A.com

	Output high active	Output low active
P_TMR4_OutputCtr .POLP	<u>↓</u>	¥— — ,
IOC10/TIO4A/U2		
IOC11/TIO4B/V2		1
IOC12TIO4C/W2		
IOC13/TIO4D/U2N		
IOC14/TIO4E/V2N		
IOC15/TIO4F/W2N		

Figure 5-61 Output polarity timing



P_TMR4_OutputCtrl .POLP	
P_TMR4_OutputCtrl .UPWM	
P_TMR4_OutputCtrl .VPWM	
P_TMR4_OutputCtrl .WPWM	
P_TMR4_OutputCtrl .UOC[1:0]	
P_TMR4_OutputCtrl .VOC[1:0]	<u>3</u> <u>2</u> <u>3</u> <u>2</u> <u>2</u>
P_TMR4_OutputCtrl .WOC[1:0]	1 2 1 1
P_TMR1_Status .TGBIF .	
P_TMR1_Status .PDCIF .	
P_TMR4_Output Ctrl_SYNC[1:0]	1 2 Output Sync with PDCIF Output Sync with TGBIF
IOC10/TIO4A/U2	
IOC11/TIO4B/V2	
IOC12TIO4C/W2	?
IOC13/TIO4D/U2N	
IOC14/TIO4E/V2N	
IOC15/TIO4F/W2N	

Figure 5-62 PWM Sync mode

• P_TMR3_OutputCtrl (0x7407): Timer 3 Output Control Register

• P_TMR4_OutputCtrl (0x7408): Timer 4 Output Control Register

	P_IMR4_OutputCtri (0x7408): Timer 4 Output Control Register							
B15	B14	B13	B12	B11	B10	B9	B8	
R/W	RW	R	R	R	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	
DUTYMODE	POLP		Reserved			VPWM	UPWM	
B7	B6	B5	B4	B3	B2	B1	B0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	
SYNC		WC	C	VC	DC	U	00	



Reserved VPWM /PWM JPWM SYNC	Phase polarity select W phase PWM output select V phase PWM output select U phase PWM output select UVW phases output synchronization source select W phase output control	-	output output output		1: Active high 1: PWM waveform out 1: PWM waveform out 1: PWM waveform out 01: Synchronized to P_POSx_DectData (x change	put put	
VPWM /PWM JPWM SYNC	V phase PWM output select U phase PWM output select UVW phases output synchronization source select	0: H/L level 0: H/L level 00: No sync 10: Synchro	output output		1: PWM waveform out 1: PWM waveform out 01: Synchronized to P_POSx_DectData (x	put put	
VPWM JPWM SYNC	V phase PWM output select U phase PWM output select UVW phases output synchronization source select	0: H/L level 0: H/L level 00: No sync 10: Synchro	output output		1: PWM waveform out 1: PWM waveform out 01: Synchronized to P_POSx_DectData (x	put put	
JPWM SYNC	U phase PWM output select UVW phases output synchronization source select	0: H/L level 00: No sync 10: Synchro	output		1: PWM waveform out 01: Synchronized to P_POSx_DectData (x	put	
SYNC	UVW phases output synchronization source select	00: No sync			01: Synchronized to P_POSx_DectData (x		
SYNC	UVW phases output synchronization source select	00: No sync			01: Synchronized to P_POSx_DectData (x		
	synchronization source select	10: Synchro			P_POSx_DectData (x	= 0, 1) register	
voc	W phase output control	-	nized to TGRB r		change		
voc	W phase output control	-	nized to TGRB r		onunge		
VOC	W phase output control	compare ma		egister	11: Synchronized to T	GRC register	
VOC	W phase output control		atch of PDCx (x =	= 0, 1)	compare match of PD	Cx (x = 0, 1)	
		1		POLP=1 (A	Active high)		
		WOC[1:0]	WPWM = 1 (PWM output	t) WPWM = 0	(H/L output)	
			W phase	WN pha	se W phase	WUN phase	
		00	CPWM	PWM		L	
		01	L	PWM	L	Н	
		10	PWM	L	Н	L	
		11	PWM	CPWN	1 Н	Н	
			POLP=0 (Active Low)				
			PWM	CPWN	1 H	Н	
		01				L	
					L	Н	
		Ī			L	L	
/OC	V phase output control				Active high)		
	F F						
						VN phase	
		00				L	
				PWM	L	Н	
				L		L	
		1				Н	
		00	PWM			Н	
		1				L	
						Н	
		1				L	
JOC	LI phase output control			-		<u> </u>	
			UPWM = 1 ((H/L output)	
		000[1.0]			á 	UN phase	
		00				L	
						Н	
						L	
						H	
							
		00				Ц	
		Ĩ		2		H	
		10	CPWM	н РWM	L	<u> H</u> L	
			10 10 DC V phase output control VOC[1:0] 00 01 00 10 11 10 10 11 10 10 11 10 10 11 10 10 11 10 10 11 10 11 10 11	01 H 10 CPWM 11 CPWM 0C V phase output control VOC[1:0] VPWM = 1 (I V phase 00 00 CPWM 01 L 10 PWM 11 PWM 01 L 10 PWM 11 PWM 11 PWM 11 CPWM 00 PWM 11 CPWM 00 CPWM 01 H 10 CPWM 11 CPWM 01 L 00 CPWM 01 L 10 PWM 11 PWM 11 PWM 11 PWM 11 PWM 01 L 10 PWM 11 PWM 00 PWM 11	00 PWM CPWM 01 H CPWM 01 CPWM H 10 CPWM H 11 CPWM PWM 00 CPWM H 11 CPWM PWM 01 L PWM output VCC[1:0] VPWM = 1 (PWM output V phase VN phase VN phase 00 CPWM L 11 PWM L 11 PWM CPWM 10 PWM L 11 PWM CPWM 10 PWM CPWM 11 PWM CPWM 10 CPWM H 11 CPWM H 11 CPWM H 11 CPWM PWM 00 CPWM H 11 CPWM U 00 CPWM L 11 PWM CPWM	$ 00 \qquad PWM \qquad CPWM \qquad H \\ 01 \qquad H \qquad CPWM \qquad H \\ 10 \qquad CPWM \qquad H \qquad L \\ 11 \qquad CPWM \qquad PWM \qquad L \\ 11 \qquad CPWM \qquad PWM \qquad L \\ 11 \qquad CPWM \qquad PWM \qquad L \\ 01 \qquad V phase output control \\ V phase output control \\ V 0 (1:0) \qquad VPWM = 1 (PWM output) \qquad VPWM = 0 \\ V phase \qquad V n phase \qquad V phase \\ 00 \qquad CPWM \qquad PWM \qquad L \\ 01 \qquad L \qquad PWM \qquad L \\ 10 \qquad PWM \qquad L \qquad H \\ 11 \qquad PWM \qquad CPWM \qquad H \\ 11 \qquad PWM \qquad CPWM \qquad H \\ 11 \qquad POLP=0 (Active Low) \\ 00 \qquad PWM \qquad CPWM \qquad H \\ 10 \qquad CPWM \qquad H \\ 11 \qquad CPWM \qquad H \\ 10 \qquad CPWM \qquad L \\ 11 \qquad CPWM \qquad D \\ 11 \qquad D \\ 10 \qquad PWM \qquad L \\ 10 \qquad D \\ 10 \qquad PWM \qquad L \\ 11 \qquad PWM \qquad D	



5.11.2.16. Timer 3 and 4 Dead Time and Control Register

In complementary PWM mode, each pairs of the complement PWM channel can be used to drive the high side and low side transistors. The PWM signal of each pairs should be totally logic opposite in non-deal case, but actually condition is not. To prevent the active time of PWM signal between low side and high side PWM are overlapping, the dead time unit must be used in complementary PWM mode.




Figure 5-64

Figure 5-63 shows the center-aligned complementary PWM with dead time inserted of timer 3.




Figure 5-64 Active-low PWM mode of dead-time generation

There are two dead-time timer control registers in the SPMC75F2413A : P_TMR3_DeadTime and P_TMR4_DeadTime, for MCP channel 3 and channel 4. The dead-time timer only works when programmed in complementary PWM mode. The dead-time timer unit will delay the active edge for positive or lower phase

output and affected by the setting of POLP bit in the P_TMRx_OutputCtrl (x = 3, 4) register. Three phase dead time feature could be independent enable or disable and the dead time interval is determined through DTP bits at FCK/4 clock source.

• P_TMR3_DeadTime (0x7460): Timer 3 Dead Time and Control Register

 P_TMR4_Dead 	P_TMR4_DeadTime (0x7461): Timer 4 Dead Time and Control Register								
B15	B14	B13	B12	B11	B10	B9	B8		
R	R/W	RW	R/W	R	R	R	R		
0	0	0	0	0	0	0	0		
Reserved	DTWE	DTVE	DTUE	Reserved					

© Sunplus Innovation Technology Inc. Proprietary & Confidential



		-	
Sun	nlı		T

B7	B6	B5	B4	B3	B2	B1	B0
R	R/W						
0	0	0	0	0	0	0	0
Reserved	DTP						

B15	Reserved				
B14	DTWE	Dead-time timer enable for W phases	0: Disable	1: Enable	
B13	DTVE	Dead-time timer enable for V phases	0: Disable	1: Enable	
B12	DTUE	Dead-time timer enable for U phases	0: Disable	1: Enable	
B11-B7	Reserved				
B6-B0	DTP	Dead-time timer period	These bits select the dead-time period. Dead time can be se		
			from 0 to 127 FCK/4 clocks		

5.11.2.17. Timer Fault Input Control Register

The fault protection input can be used to establish a high-impedance state for protection by applying an active low state on FTINT1-2 pins summarized in Table 5-19. Also, an interrupt will be generated simultaneously. The PWM outputs will remain in high-impedance state until released. Additionally, the output compare mode can be activated to compare the complementary PWM output pairs such as U1 and U1N, etc., conducting at the same time.

Also note that the OCLS bit in P_Faultx_Ctrl (x = 1, 2) register determines the PWM output compare polarity level; developer

must properly select the PWM protection polarity to ensure the safety of the driver circuits of target system. User should aware that the fault input protection only works with complementary PWM mode.

Clearing OSF and FTPINIF, releasing fault protection state (PWM high-impedance state) can only be made by a power-on reset or software release procedures. External reset pin reset will not release this fault protection state!

Pin Name	Pin State	Description		
FTIN1	Input	Input request to set U1, V1, W1, U1N, V1N, W1N output high-impedance		
FTIN2	Input	Input request to set U2, V2, W2, U2N, V2N, W2N output high-impedance		
PWM Output Pairs	Pin State at	Description		
Combination	fault			
U1, U1N	Input Floating	All PWM output pins of MCP3 will be set to high-impedance state if these two pins output		
V1, V1N	Input Floating	low/high level, which is determined by P_Fault1_Ctrl.OCLS, simultaneously for more than one		
W1, W1N	Input Floating	clock cycle		
U2, U2N	Input Floating	All PWM output pins of MCP4 will be set to high-impedance state if these two pins output		
V2, V2N	Input Floating	low/high level, which is determined by P_Fault2_Ctrl.OCLS, simultaneously for more than one		
W2, W2N	Input Floating	cycle		

Table 5-19 Fault input and PWM output pins combinations

The PWM output will be halted (set to high-impedance state) under following circumstances.

- □ FTIN1-2 pin input low-level state. The valid FTINT input can be set for holding low for FCK/4 x (1~15).
- □ The complementary PWM output can be set to high-impedance state if upper and lower phase simultaneously output active-level for more than 1 system clock cycle.
- PLL or oscillator stopped
- □ Fast Interrupt Request (FIQ) will be generated.



IOC9/FTIN2	
	Fault protection sampling time Write "55AAh" then "AA55h" to P_Fault2_Release will clear P_Fault2_Ctrl.FTPINIF and disable P_Fault2_Ctrl.FTPINE
P_Fault2_Ctrl — .FTPINE	
P_Fault2_Ctrl — .FTPINIF	
IOC10/TIO4A/U2	All outputs turn to Hi-Z state
IOC11/TIO4B/V2	
IOC12TIO4C/W2	
IOC13/TIO4D/U2N	
IOC14/TIO4E/V2N	
IOC15/TIO4F/W2N	

Figure 5-65 Fault error timing




Figure 5-66 Output compare error






Figure 5-67 Oscillator stopped timing

• P_Fault1_Ctrl (0x7466): Fault input 1 Control and Status Register

• P_Fault2_Ctrl (0x7467): Fault input 2 Control and Status Register

· I_Iuuuu_		uune n	ipat = eentier a	na etatae negie				
B15	B14		B13	B12	B11	B10	B9	B8
R/W	RW		R/W	R/W	R	R	R	R
0	0		0	0	0	0	0	0
OCE	OCIE		OCLS	OSF	Reserved			-
B7	B6		B5	B4	B3	B2	B1	B0
R/W	R/W		R/W	R	R/W	R/W	R/W	R/W
0	0		0	0	0	0	0	0
FTPINE	FTPINI	E	FTPINIF	Reserved	FTCNT			
B15	OCE	Out	put compare ena	ble	0: Disable		1: Enable	
B14	OCIE	Out	put compare inte	rrunt enable	0 [.] Disable		1. Enable	

B11-B8	Reserved				
			output short protection function after this flag is cleared.		
B12	OSF †	Output short flag	Software needs to set the OCE bit to '1' again to active the		
B13	OCLS	Output compare polarity level select	0: Compare low-level	1: Compare high-level	
B14	OCIE	Output compare interrupt enable	0: Disable	1: Enable	
B12	UCE	Output compare enable		1: Enable	



FTPINE	Fault input pin 1/2 enable	0: Disable	1: Enable		
FTPINIE	Fault input 1/2 interrupt enable	0: Disable	1: Enable		
FTPINIF ‡	Fault input 1/2 status flag	us flag 0: Not occurred 1: Occurr			
Reserved					
FTCNT	Fault protection sampling time	value to 0 will always	FCK/4 * n, n = 1 to 15. User should note that setting the FTCNT value to 0 will always make the external fault input interrupt		
		is set, FTPINIF will not routine executed recurs	happen even the FTIN1/2 pin is at logic high state. If FTPINIE bi is set, FTPINIF will not be able to be cleared and the interrup routine executed recursively due to incorrect FTCNT setting		
	FTPINIE FTPINIF: Reserved	FTPINIE Fault input 1/2 interrupt enable FTPINIF: Fault input 1/2 status flag Reserved Fault input 1/2 status flag	FTPINIE Fault input 1/2 interrupt enable 0: Disable FTPINIF: Fault input 1/2 status flag 0: Not occurred Reserved FTCNT Fault protection sampling time FCK/4 * n, n = 1 to 15. If value to 0 will always happen even the FTIN1/ is set, FTPINIF will not		

»: write '1' to clear this flag

: write "0x55AA" then "0xAA55" to P_Faultx_Release (x = 1, 2) will clear this flag and also disable fault input pin.

5.11.2.18. Timer Fault Release Register

To release the PWM output high-impedance state caused by fault input, first check the asserted fault pin input flag FTPINIF in P_Faultx_Ctrl (x = 1, 2) register, then write "0x55AA" and "0xAA55" sequentially to its corresponding fault release P Faultx Release (x = 1, 2) register.

To release the PWM output high-impedance state from PWM output short-circuit logic detection presents inside the chip, first

• P_Fault1_Release(0x746A): Fault 1 Flag Release Register

 P_Fault2_Rele 	P_Fault2_Release(0x746B): Fault 2 Flag Release Register								
B15	B14	B13	B12	B11	B10	В9	B8		
W	W	W	W	W	W	W	W		
0	0	0	0	0	0	0	0		
	FTRR								
B7	B6	B5	B4	B3	B2	B1	B0		
W	W	W	W	W	W	W	W		
0	0	0	0	0	0	0	0		
	FTRR								

5.11.2.19. Timer Overload Protection Control and Status Register	

FTRR: Fault release control words

The SPMC75F2413A devices contain an overload protection circuit. The circuit starts operating when the overload protection input (OL) is pulled low. The overload protection input is sampled by clock FCK/4. Sampling number can be set from 0 to 15 times. There are three methods to deactivate overload protection: deactivate by a timer, deactivate by PWM synchronous, or deactivate manually. These methods can be used when the overload protection input has been released back to high.

The output disabled phases during overload protection are to disable no phases, all phases, PWM phases, or all upper/all lower phases. When to disable all upper or all lower phases is selected $(P_OLx_Ctrl.OLMD = 3, x = 1, 2)$, motor drive PWM output is determined by their turn-on status immediately before being disabled. When two or more upper phases are active, all upper phases are turned on and all lower phases are turned off; when two or more lower phases are active, all upper phases are turned off and all lower phases are turned on. Table 5-20 and Table

check output short flag OSF in P_Faultx_Ctrl (x = 1, 2) register,

then write "0xAA55" and "0x55AA" sequentially to its

To release the PWM high-impedance state caused because oscillator fail, first clear oscillator fail flag OSCSF in P Clk Ctrl

register, then write "0x5555" and "0xAAAA" sequentially to its

corresponding fault release P Faultx Release (x = 1, 2) register.

corresponding fault release P_Faultx_Release (x = 1, 2) register.

FTRR

B15-B0



5-21 show the overload function behavior depending on POLP bit in P_TMRx_OutputCtrl (x = 3, 4) register and OLMD bit when such

condition happened. To disable a phase means to put the phase in inactive level.




Figure 5-68 Stop PWM output only when overload occurs






Figure 5-69 Stop all output when overload occurs

Table 5-20 Overload protection interrupt when POLP = 1

POLP = 1 OLMD		TIOxA ~ TIOxF Phase Output State (x = 3, 4)	Overload Protection Interrupt Capability	
0	0	No phases disabled	No	
0	1	All phases disabled	Yes	
1	0	PWM/CPWM phases disabled. (Refer to P_TMRx_OutputCtrl)	Yes	
1	1	(1) Any upper two phases are detected as high level, and then disable all lower phases.	Issue overload protection interrupt when any upper two phases or lower two phases are detected as high level,	



POLP = 1TIOxA ~ TIOxF Phase Output StateOLMD(x = 3, 4)		Overload Protection Interrupt Capability
	(2) Any lower two phases are detected as high level, and then disable all upper phases.If either condition (1) or (2) is not satisfied, no phases are disabled.	otherwise no interrupt is issued.

Table 5-21 Overload protection interrupt when POLP = 0

POLE		TIOxA ~ TIOxF Phase Output State (x = 3, 4)	Overload Protection Interrupt Capability	
0	0	No phases disabled	No	
0	1	All phases disabled	Yes	
1	0	PWM/CPWM phases disabled. (Refer to P_TMRx_OutputCtrl)	Yes	
1	1	 (1) Any upper two phases are detected as low level, and then disable all lower phases. (2) Any lower two phases are detected as low level, and then disable all upper phases. If either condition (1) or (2) is not satisfied, no phases are disabled. 	Issue overload protection interrupt when Any upper two phase are detected as low level, otherwise no interrupt is issued.	

• P_OL1_Ctrl(0x7468): Overload Input 1 Control and Status Register

• P_OL2_Ctrl(0x7469): Overload input 2 Control and Status Register

B14						
D14	B13	B12	B11	B10	B9	B8
RW	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0
CNTSP	OL	MD	OLST	RTTMB	RTPWM	RTOL
B6	B5	B4	B3	B2	B1	B0
R	R	R	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0
OLIF	Reserved			OLC	NT	
	RW 0 CNTSP B6 R 0	RW R/W 0 0 CNTSP OL B6 B5 R R 0 0	RW R/W R/W 0 0 0 CNTSP OLMD B6 B5 B4 R R R 0 0 0 0	RW R/W R/W R/W 0 0 0 0 0 CNTSP OLMD OLST OLST B6 B5 B4 B3 R R R R/W 0 0 0 0	RW R/W R/W R/W R/W 0 0 0 0 0 0 CNTSP OLMD OLST RTTMB B6 B5 B4 B3 B2 R R R R/W R/W 0 0 0 0 0 0	RW R/W R/W R/W R/W 0 0 0 0 0 0 CNTSP OLMD OLST RTTMB RTPWM B6 B5 B4 B3 B2 B1 R R R R/W R/W R/W 0 0 0 0 0 0 0

B15	OLEN	Overload protection enable	0: Disable	1: Enable
B14	CNTSP	Stop PWM counter (P_TMR3_TCNT/P_TMR4_TCNT) during overload protection occurring	0: Do not stop	1: Stop the counter
B13-B12	OLMD	Output disabled phases during overload protection occurring	00: No phases disabled	01: All phases disabled, i.e. on turn-off state
			10: PWM phases disabled	11: All upper or all lower phases are disabled depending on the active phases
B11	OLST	Overload protection status	0: No operation	1: Under protection
B10	RTTMB	Release from TGRB selection	0: keep overload protection	 Release from overload protection after P_TMRx_TGRB (x 0, 1) register compare match occurred when OLx (x = 1, 2) pin returned to high level.



B9	RTPWM	Release from PWM selection	0: keep overload protection	1: Release from overload		
				protection state after delaying one		
				PWM period cycle when OLx (x =		
				1, 2) pin returned to high level.		
B8	RTOL	Release from OL pin selection	0: keep overload protection	1: Release from overload		
				protection state immediately when		
				OLx (x = 1, 2) pin returned to high		
				level.		
B7	OLIE	Overload interrupt enable bit	0: Disable	1: Enable		
B6	OLIF*	Overload interrupt flag	0: Not occurred	1: Has occurred		
B5-B4	Reserved					
B3-B0	OLCNT	Overload protection sampling time.	FCK/4 * n, n = 1 to 15. User shoul	d note that setting the OLCNT value to		
			0 will always make the external fault input interrupt happen even the			
			OL1/2 pin is at logic high state. If OLIE bit is set, OLIF will not be able to			
			be cleared and the interrupt routine executed recursively due to			
	ta ala as this fla		incorrect OLCNT setting. This will cause the system unpredictable.			

: write '1' to clear this flag

5.12. Compare Match Timer

The device has a compare match timer (CMT) comprising two 16-bit timer channels. Each channel has a 16-bit up-count counter and can generate interrupt at set intervals. The clock input source can be selected from $F_{CK}/1$, $F_{CK}/2$, $F_{CK}/4$, $F_{CK}/8$, $F_{CK}/16$, $F_{CK}/64$, $F_{CK}/256$, or $F_{CK}/1024$. The compare match interrupt

will be set if the register value of P_CMTx_TCONT (x=0, 1) matches that of P_CMTx_TPR (x=0, 1), respectively. The counters will start counting when STx (x=0, 1) in P_CMT_Start is set, independently.




Figure 5-70 CMT timing



• P_CMT_Start (0x7500) : Compare Match Timer Start Register

B15	B14	B13	B12	B11	B10	B9	B8
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
	-	-	Rese	erved		-	
B7	B6	B5	B4	B3	B2	B1	B0
R	R	R	R	R	R	R/W	R/W
0	0	0	0	0	0	0	0
Reserved						ST1	ST0

B15-B2	Reserved						
B1	ST1	Compare match timer	0: P_CMT1_TCNT counter operation 1: P_CMT1_TCNT counter	operation			
		1 counter start	stopped, and cleared to 0x0000 enabled	enabled			
В0	ST0	Compare match timer	0: P_CMT0_TCNT counter operation 1: P_CMT0_TCNT counter	operation			
		0 counter start	stopped, and cleared to 0x0000 enabled				

• P_CMT_Ctrl (0x7501) : Compare Match Timer Control and Status Register

B15	B14	B13	B12	B11	B10	В9	B8	
R/W	R/W	R	R	R	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	
CM1IF	CM1IE		Reserved			СКВ		
B7	B6	B5	B4	B3	B2	B1	B0	
R/W	R/W	R	R	R	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	
CM0IF	CM0IE	Reserved				CKA		

B15	CM1IF*	CMT1 compare match interrupt flag	0: Not matched	1: Matched
B14	CM1IE	CMT1 compare match interrupt	0: CMT1 compare match interrupt	1: CMT1 compare match interrupt
		enable	disable	enable
B13-B11	Reserved			
B10-B8	СКВ	CMT1 clock select bits	000: FCK / 1	001: FCK / 2
			010: FCK / 4	011: FCK / 8
			100: FCK / 16	101: FCK / 64
			110: FCK / 256	111: FCK / 1024
B7	CM0IF*	CMT0 compare match interrupt flag	0: Not matched	1: Matched
B6	CM0IE	CMT0 compare match interrupt	0: CMT0 compare match interrupt	1: CMT0 compare match interrupt
		enable	disable	enable
B5-B3	Reserved			
B10-B8	СКА	CMT0 clock select bits	000: FCK / 1	001: FCK / 2
			010: FCK / 4	011: FCK / 8
			100: FCK / 16	101: FCK / 64
			110: FCK / 256	111: FCK / 1024

: write '1' to clear this flag



• P_CMT0_TCNT (0x7508) : Compare Match Timer 0 Counter Register

• P_CMT1_TCNT (0x7509) : Compare Match Timer 1 Counter Register

Compare matc	n timer counter is a	ro-bit register us	ed as an up-coun	ter. The milliar va			
B15	B14	B13	B12	B11	B10	B9	B8
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
			CMT	CNT			
B7	B6	B5	B4	B3	B2	B1	B0
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
			CMT	CNT			
0	Ŭ,	<u> </u>	CMT	CNT	3	0	

Compare match timer counter is a 16-bit register used as an up-counter. The initial value is 0x0000

• P_CMT0_TPR (0x7510) : Compare Match Timer 0 Period Register

• P_CMT1_TPR (0x7511) : Compare Match Timer 1 Period Register

The compare match timer period register is a 16-bit register used to set the period for compare match function. The initial value is

0x0000. The P_CMTx_TCNT (x = 0, 1) will be cleared to 0x0000 when a new value has been written to P_CMTx_TPR (x = 0, 1).

B15	B14	B13	B12	B11	B10	B9	B8	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	
	CMTPR							
	DC	B5	B4	D2	D 2	B1	50	
B7	B6	ВЭ	D4	B3	B2	ВІ	B0	
B7 R/W	Bo R/W	R/W	R/W	R/W	R/W	R/W	R/W	

CMTPR

5.13. Time Base Module

The Time Base Module is used to produce the reference clock needed by other modules on the chip. It comprises a 16-bit ripple counter, can generate reference clocks from $F_{CK}/2$, $F_{CK}/4 \sim F_{CK}/1024 \sim F_{CK}/65536$. Only the clocks of $F_{CK}/2$, $F_{CK}/4 \sim F_{CK}/1024$ supply the peripherals of SPMC75F2413A chip. Time base counter can be cleared by writing 0x5555 to Time Base Reset

Register (P_TMB_Reset). The peripherals using the clock source provided by the time base module will be a concern if user intends to clear time base.

By using the divider of the Time Base Module, a 50% duty cycle pulse can be produced to drive a buzzer device. The selected time base clock is sent to pin IOC4/BZO.

Reset strobe	Write P_TMB_Reset=0x5555 to reset timebase counter
TimeBase Counter[15:0]	
P_BZO_Ctrl.BZOCK	3
	کر Write P_BZO_Ctrl.BZOCK=3 to select Buzzer output frequency as FCK/2048
IOC4/BZO	
-	Figure 5-71 Timebase and buzzer output timing



• P_TMB_Reset (0x70B8) : Time Base Reset Register

Write 0x5555 to this register to reset the time base counter register to initial the clock sources of all peripherals on the chip.

B15	B14	B13	B12	B11	B10	B9	B8		
W	W	W	W	W	W	W	W		
0	0	0	0	0	0	0	0		
	TBRR								
B7	B6	B5	B4	B3	B2	B1	B0		
W	W	W	W	W	W	W	W		
0	0	0	0	0	0	0	0		
	TBRR								

• P_BZO_Ctrl (0x70B9) : Buzzer Output Control Register

	/		<u> </u>						
B15	B14	B13	B12	B11	B10	В9	B8		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
0	0	0	0	0	0	0	0		
	CMTPR								
B7	B6	B5	B4	B3	B2	B1	B0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
0	0	0	0	0	0	0	0		
			СМ	TPR					

B15	BZOEN	Buzzer output enable select bit 0: Disable 1: Er Buzzer output frequency select bits 00: FCK / 16384 01: F		
B14-B2	Reserved			
B1-B0	BZOCK	Buzzer output frequency select bits	00: FCK / 16384	01: FCK / 8192
			10: FCK / 4096	11: FCK / 2048

5.14. Serial Communication Interface

The SPMC75F2413A supports two serial communication interfaces: SPI (Standard Peripheral Interface) and UART (Universal Asynchronous Receiver/Transceiver).

5.14.1. SPI (Standard Peripheral Interface)

The SPMC75F2413A devices include the three-pin SPI module. The SPI is a high-speed synchronous serial I/O that allows a serial of bit stream to be transmitted out or received into the device at a programmable transfer rate. The SPI supports full-duplex synchronous transfer between a master device and a slave device. The SPMC75F2413A supports both master and slave modes. The parameters such as operation mode, clock frequency, clock phase, and clock polarity are user programmable. The SPI module provides the following features:

- Three external pins:
 - SCK: clock input/output pin (shared with IOB11)
 - SDO: data output pin (shared with IOB13)
 - SDI: data input pin (shared with IOB12)
- Supports full-duplex synchronous transfer
- Two operation modes: master and slave
- Baud rate: 6 programmable transfer rate / Max. 6Mbps at 24MHz CPU clock
- Data word length: 8-bit
- Programmable clock phase and clock polarity settings
- Selectable data strobe time: input data bit sampled at the middle/end of data output time
- Three selectable sampling clock sources for noise immunity

The function diagram of SPI module is as follows.








Figure 5-72 Function block diagram of SPI interface

5.14.2. SPI Operation

5.14.2.1. SPI Master Mode

As in master mode, the shifting clock (SPICLK) is generated by SPI module. There are two control bits to control the clock phase (SPIPHA) and polarity (SPIPOL) in the P_SPI_Ctrl register. The transmission starts immediately from data is written to the P_SPI_TxBuf register.

After software writes one byte through P_SPI_TxBuf register, the data is latched into its internal transmission buffer. If the shift register is not shifting data, the data will be loaded to the shift register and start transmitting at the next SCLK phase. On the other hand, if the shift register is busy in shifting data (SPITXBF flag is set in P_SPI_TxStatus register), the new data will not be shifted out until the present byte has been shifted out.

The SPI shifts the data from MSB to LSB through the SPIDO pin. The 8-bit data is shifted out after eight SCLK cycles. At the same time, the data is also shifted in through SDI pin. When each 8-bit transfer is completed, the SPITXIF bit in P_SPI_TxStatus register will be set; besides, a SPI interrupt will be generated if the SPITXIE bit is set to '1' in P_SPI_TxStatus register.

In contrast, while SPI interface is received one byte successfully, the received data will be latched into reception buffer. At that time, SPIRXIF bit in P_SPI_RxStatus register will be set and a SPI interrupt will be issued to CPU if the SPIRXIE bit in the P_SPI_RxStatus register is set.

The following diagram depicts the timing scheme on SPI master mode for different operation types (polarity control bit equals "1" or "0", phase control bit equals "1" or "0", and sample strobe control bit equals "1" or "0").






Figure 5-73 SPI mode timing, Master Mode

5.14.2.2. SPI Slave Mode

In slave mode, the shifting clock SCLK comes from external SPI master, so the transmission starts from the first external SCLK event. To transmit, the firmware should write the data to its transmitting buffer before the first SCK comes from the master. Both master and slave devices must be programmed with the same SCLK phase and polarity for transmitting and receiving data.

If the clock phase bit (SPIPHA) is "1", the first data bit to be shifted out starts right after the command written to P_SPI_TxBUF register. If the clock phase bit (SPIPHA) is "0", the first data bit to be shifted will start after first SCLK edge.








Figure 5-74 SPI mode timing, Slave Mode, SPIPHA = 0

B15	B14	B13	B12	B11	B10	B9	B8
R/W	R	R	R	W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
SPIE	Reserved			SPIRST	SPISE	PCLK	SPIMS
B7	B6	B5	B4	В3	B2	B1	В0
R	R	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
Rese	erved	SPIPHA	SPIPOL	SPISMPS	SPIFS		

P_SPI_Ctrl (0x7140): SPI Control Register

B15	SPIE	SPI enable	0: Disable	1: Enable
B14-B12	Reserved			
B11	SPIRST	Write 1 to reset. It only generate one pulse to	o reset the SPI module except for	the register setting
B10-B9	SPISPCLK	Sampling clock select bits	00: no sampling	01: FCK
			10: FCK/2	11: FCK/4
B8	SPIMS	SPI mode selection	0: Master mode	1: Slave mode
B7-B6	Reserved			
B5	SPIPHA	SPI clock phase. SPI clock phase select, see	SPI Master Mode Timing	
B4	SPIPOL	SPI clock polarity. SPI clock polarity select, se	e SPI Master Mode Timing	
B3	SPISMPS	SPI sample mode selection for master mode	0: input data bit sampled at the	1: input data bit sampled at the
			middle of data output time	end of data output time
B2-B0	SPIFS	Master mode clock frequency selection	000: FCK/4	001: FCK/8
			010: FCK/16	011: FCK/32
			100: FCK/64	1xx: FCK/128



• P_SPI_TxStatus (0x7141): SPI Transmit Status Register

The SPITXBF will be set when P_SPI_TxBUF is written and be cleared immediately when the session of SPI transmission starts.

	—	—		,			
B15	B14	B13	B12	B11	B10	В9	B8
R/W	R/W	R/W	R	R	R	R	R
0	0	0	0	0	0	0	0
SPITXIF	SPITXIE	SPITXBF	Reserved				
B7	B6	B5	B4	B3	B2	B1	B0
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
			Rese	erved			

B15	SPITXIF*	SPI Transmit interrupt flag	0: Not occur	1: Happened, write 1 to clear
B14	SPITXIE	SPI Transmit interrupt enable	0: Disable	1: Enable
B13	SPITXBF	Transmission buffer full flag	1: Transmission buffer full	0: Transmission buffer is empty
B12-B0	Reserved			

*: write '1' to clear this flag

• P_SPI_TxBuf (0x7142): SPI Transmission Buffer Register

	1. 1.						
B15	B14	B13	B12	B11	B10	В9	B8
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
			Rese	erved			
B7	B6	B5	B4	B3	B2	B1	В0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

	D/ VV		FV/VV		FV/VV	FV/W	FV/VV		
0	0	0	0	0	0	0	0		
	0 0 0 0 0 0 0 0 SPITXBUF								

B15-B8	Reserved	
B7-B0	SPITXBUF	Write data sends to SPIDO pin

• P_SPI_RxStatus (0x7143): SPI Receive Status Register

The FERR will be set when reception buffer receives the new data before reading the former out. It will be cleared immediately when reading P_SPI_RxBuf.

B15	B14	B13	B12	B11	B10	B9	B8		
R/W	R/W	R	R	R	R/W	R	R		
0	0	0	0	0	0	0	0		
SPIRXIF	SPIRXIE		Reserved	-	FERR	Rese	erved		
B7	B6	B5	B4	B3	B2	B1	B0		
R	R	R	R	R	R	R	R		
0	0	0	0	0	0	0	0		
	Reserved								

B15	SPIRXIF*	SPI receive interrupt flag	0: Not occur	1: Happened, write 1 to clear
B14	SPIRXIE	SPI receive interrupt enable	0: Disable	1: Enable
B13-B11	Reserved			
B10	FERR	Buffer full and overwrite error bit	0: No overwrite error occurs	1: overwrite error happened
B9-B0	Reserved		•	
: write '1' to c	lear this flag			



• P_SPI_RxBuf (0x7144): SPI Reception Buffer Register

· _•· · _· · · _· · · · ·									
B15	B14	B13	B12	B11	B10	В9	B8		
R	R	R	R	R	R	R	R		
0	0	0	0	0	0	0	0		
	-		Rese	erved					
B7	B6	B5	B4	B3	B2	B1	B0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
0	0	0	0	0	0	0	0		
	SPIRXBUF								

B15-B8	Reserved	
B7-B0	SPIRXBUF	Read data from SPIDI pin

5.14.3. UART (Universal Asynchronous Receiver/Transceiver)

The UART module built in SPMC75F2413A performs serial-to-parallel conversion on data received from an external device and it performs parallel-to-serial conversion on data transmitted to the external device. This module provides the following features:

- Four external pins:
 - RXD1: data reception pin 1 (shared with IOB12)
 - TXD1: data transmission pin 1 (shared with IOB13)
 - RXD2: data reception pin 2 (shared with IOC0)
 - TXD2: data transmission pin 2 (shared with IOC1)
- Provides standard asynchronous, full-duplex communication
- Programmable trans-receive baud rate
- Parity can be even, odd or disabled for generation and detection
- Stop bit width can be 1 or 2 bits
- Support transmitting interrupt
- Support receiving interrupt
- High noise rejection for bit receiving (majority decision of 3 consecutive samples in the middle of received bit time)
- Framing and Parity error detection during reception
- Overrun detection
- Programmable baud rate from 300 bps to 115200 bps
- Support Transmission/Reception data channel selection between TXD1/RXD1 and TXD2/RXD2. Any one of the transmission channels can cooperate with one of reception channels.

Figure 5-75 and Figure 5-76 shows the block diagram and the data format for UART, respectively.

5.14.4. UART Operation

There exists a baud rate register and a 16-bit timer to generate the baud rate. Each times the timer increments from its maximum count (0xFFFF), a clock is sent to the baud rate circuit. The clock is through divid-by-16 counter to generate the baud rate. The timer is reloaded automatically the value in baud rate register.

Baud Rate = FCK / [16 x (65536 – P_UART_BaudRate)]

The content in baud rate register is taken as a 16-bit unsigned number. To derive the required baud rate register values from a known baud rate, use the equation and refer to Table 5-22:

P_UART_BaudRate = 65536 - FCK / (16 x Baud Rate)

Table 5-22 P_UART_BaudRate setup value at FCK = 24.0 MHz

Baud Rate	Baud Rate Timer Reload Register Value @ 24MHz
115200 bps	0xFFF3
57600 bps	0xFFE6
19200 bps	0xFFB2
9600 bps	0xFF64
4800 bps	0xFEC8
2400 bps	0xFD8F
1200 bps	0xFB1E
600 bps	0xF63C
300 bps	0xEC78

The UART begins transmitting after the first rollover of the divide-by-16 counter after the software writes to the P_UART_Data register. The UART transmits data on the TXD2/TXD1 pin in the following order: start bit, 8 data bits (LSB first), parity bit (Parity Enable mode only), stop bit. The TXIF bit in P_UART_Status register is set after 2 FCK cycles when the stop bit is transmitted. The TXIF bit is cleared automatically after the software writes to the P_UART_Data register. Figure 5-77 shows the data transmission timing.






Figure 5-75 UART block diagram




Figure 5-76 UART Data Format




Figure 5-77 Data Transmission Timing



Reception begins at the falling edge of a start bit received on RXD2/RXD1 pin, when enabled by the RXEN bit in P_UART_Ctrl register. For this purpose, RXD2/RXD1 is sampled 16 times per bit for any baud rate. When a falling edge of a start bit is detected, the divide-by-16 counter used to generate the receiving clock is reset to align the counter rollover to the bit boundaries. For noise rejection, the serial port establishes the content of each received bit by a majority decision of 3 consecutive samples in the middle of each bit time. This is especially true for the start bit. If the falling edge on RXD2/RXD1 is not verified by a majority decision of 3 consecutive samples logic low level, then the serial port stops reception and waits for another falling edge on RXD2/RXD1.

Figure 5-78 shows the data sampling scheme. After receiving the stop bit, the UART module writes the received byte to the P_UART_Data register and set the RXIF and RXBF bit. The serial port then waits for another high-to-low transition on the RXD1/RXD2 pin. Figure 5-79 shows the data reception timing.

If the received byte is not read out before the next reception finished, the data will be over-written by the new received. In every reception session, RXBF is checked after receiving the stop bit. If the RXBF bit is set, the OE will be set to record this overrun error event. Remarkably, the OE will be cleared automatically if the error check success in the following session. Figure 5-80 shows the overrun error timing.

The parity and frame check is used for improving the reliability of reception. The parity can be even or odd according to the configuration of P_UART_Ctrl.PSEL. The parity check is performed after receiving parity bit if P_UART_Ctrl.PEN is enabled. The PE bit will be set if any parity error. Please refer to Figure 5-81 for timing diagram. The Stop Bit is the part of the UART data formation. If the reception session fails to receive Stop Bit, the integrity of the data frame is lost. The FE bit is set to record this frame error event. Figure 5-82 shows the frame error timing. Remarkably, PE and FE will be clear automatically if the error checks success in the following session, respectively.




Figure 5-79 RX buffer full






Figure 5-80 Overrun error timing




Figure 5-81 Parity Error timing




Figure 5-82 Frame Error timing

• P_UART_Data (0x7100): UART Data Register

B15	B14	B13	B12	B11	B10	B9	B8			
R	R	R	R	R	R	R	R			
0	0	0	0	0	0	0	0			
	Rese	rved		OE	Reserved	FE	PE			
B7	B6	B5	B4	B3	B2	B1	B0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
0	0	0	0	0	0	0	0			
				JARTDATA						

B15-B12 Reserved 0: Not Occurred B11 OE Overrun Error (Ready-only) 1: Occurred B10 Reserved 0: Not Occurred Β9 ΡE Parity Error (Ready-only) 1: Occurred 0: Not Occurred B8 FE Frame Error (Ready-only) 1: Occurred B7-<u>B</u>0 UARTDATA UART Data Read/Write Register

Note: Read-only error flags in bit [11:8] have the same function with control register bits located in bit[3:0] of P_UART_RXStatus register.



• P_UART_RXStatus (0x7101): UART Reception Error Flag Register

• P_UAR	KI_KX5	tatus (l	0x/101): UART Recept	ion Error Flag	g Regis	ster			
B1	5		B14	B13	B1	2	B11	B10	B9	B8
R	1		R	R	R		R	R	R	R
0			0	0	0		0	0	0	0
	Reserved									
		1		1			1	I		
B7	7		B6	B5	B4		B3	Bb2	B1	B0
R/\	N	F	R/W	R/W	R/V	V	R/W	R	R/W	R/W
0			0	0	0		0	0	0	0
			R	Reserved			OE	Reserved	FE	PE
B15-B4	R	Reserve	d						1	
B3	С	DE		Overrun Error			Read 0: Not	Occurred	Read 1: Oc	curred
B2	R	Reserve	ed							
B1	F	E		Parity Error			Read 0: Not	Occurred	Read 1: Oc	curred
B0	Р	Έ		Frame Error			Read 0: Not	Occurred	Read 1: Oc	curred
• P_UAR	RT_Ctrl	(0x710)	2): UAI	RT Control Regi	ster					
B1			, 314	B13	B12		B11	B10	В9	B8
R/V	N	R	z/W	R	R/W			R/W	R/W	R
0			0	0	0		0	0	0	0
RXI	IE	T	XIE	RXEN	TXEN		Reset	TXCHSEL	RXCHSEL	Reserved
	•									
B7	7		B6	B5	B4		B3	B2	B1	B0
R			R	R	R		R/W	R/W	R/W	R
0			0	0	0		0	0	0	0
			Re	served			SBSEL	PSEL	PEN	Reserved
r						1			1	
B15	RXIE		Receiv	e Interrupt Enabl	e	0: Dis	abled		1: Enabled	
B14	TXIE		Transn	nit Interrupt Enab	le	0: Dis	abled		1: Enabled	
B13	RXEN		UART	reception enable		0: Dis	abled		1: Enabled	
B12	TXEN			transmission ena	ble		abled		1: Enabled	
B11	Reset			ire reset						
B10	TXCH				nel selection	0.11	APT transmissi	on to TYD? on	1. LIAPT trans	mission to TXD1 on
510		JEL	11011511	masion uata chân	nel selection					
50	DVG		_			IOC1 pin			IOB12 pin	
B9	RXCH	SEL	Recept	tion data channel	selection	0: UART reception from RXD2 on			ption from RXD1 on	
						IOC0	pin		IOB13 pin	
B8-B4	Reserv	ved							1	
B3	SBSE	L	Stop B	it Size Selection.		0:18	Stop Bit		1: 2 Stop Bit	
B2	PSEL		Parity	Selection		0: Od	d Parity (if PEN	= 1)	1: Even Parity (if PEN= 1)
B1	PEN	T	Parity I	Enable		0: Dis	abled		1: Enabled	
B0	Reserv									
20	1,0001									

• P_UART_BaudRate(0x7103): UART Baud Rate Setup Register

B15	B14	B13	B12	B11	B10	В9	B8		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
0	0	0	0	0	0	0	0		
	UARTBUD								



B7	B6	B5	B4	B3	B2	B1	B0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
			UAR	FBUD			
B15-B0	UARTBUD	UART Baud Rate Div	visor	Baud Rate = Cl	PUCLK / [16 x (65	536 – P_UART_	BaudRate)]
The value of P_UART_BaudRate register is calculated as follow							
				P UART Baud	Rate = 65536 – C	PUCLK / (16 x B	aud Rate)

• P_UART_Status (0x7104): UART Status Register

		<u> </u>					
B15	B14	B13	B12	B11	B10	В9	B8
R	R	R	R	R	R	R	R
0	1	0	0	0	0	0	0
RXIF	TXIF			Rese	erved		
B7	B6	B5	B4	B3	B2	B1	B0
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
Reserved	RXBF	Reserved BY Reserved					

B15	RXIF	Receive Interrupt Flag	1: a valid byte received complete, an interrupt is	0: no reception interrupt
			asserted if RXIE bit is set as '1'	
B14	TXIF	Transmit Interrupt Flag	1: transmitter is ready, an interrupt is asserted if	0: transmitter is not ready
			TXIE bit is set as '1'	
B13-B7	Reserved			
B6	RXBF	Receiving buffer full flag	0: reception buffer is not full	1: Reception buffer is full
B5-B4	Reserved			
B3	BY	Transmitting busy flag.	0: transmitter is ready	1: Transmitter is busy
B2-B0	Reserved			

5.15. Analog-to-Digital Converter (ADC)

SPMC75F2413A embeds an 8-channel ADC with 10-bit resolution. The channel inputs AN7 – AN0 of ADC shares with GPIO pins IOA7 – IOA0, respectively. When corresponding ADC channel is enabled, each pin can be controlled to disable digital function through the register, P_ADC_Channel. The output of sample hold is converted from the analog signal fed into the converter. This converter generates a result via successive approximation. The analog top reference voltage is selectable through the pin VEXTREF. The A/D Converter used for the SPMC75F2413 contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor after activation A/D conversion. The block diagram of A/D converter is shown in Figure 5-83. Figure 5-84 shows the timing diagram of ADC. The ADC has the following features:

- 10-bit resolution
- Max. 100kHz conversion rate
- 8 selectable input channels AN[7:0], shared pin with IOA[7:0]
- External reference input pin VEXTREF
- Four selectable ADC conversion clock: FCK/8, FCK/16, FCK/32, FCK/64
- Provides conversion complete interrupt
- Multiple triggers to start a conversion
 - Software immediate start
 - TGRA compare match on PDC0, PDC1, TPM2 and TGRD compare match on MCP3, and MCP4 timers






Figure 5-83 ADC equivalent circuit for SPMC75F2413A




Figure 5-84 ADC timing diagram



The bit ADCCS is set initially to turn on the internal bias in ADC and off if Standby mode for power saving. ADCEN is the control bit to enable ADC function. The ADC clock is configured by ADCFS in P_ADC_Setup. The derived clock frequency is suggested to be less 1.5MHz for conversion precision. The ways to starting conversion have tree methods: external conversion request, auto sampling signal from Timer/PWM module (TPM) and manual ADC conversion. These can be configured by the bits ADCEXTRG and ASPEN in P_ADC_Setup, and ADCSTR in P_ADC_Ctrl. The conversion ready status ADCRDY and interrupt flag ADCIF will set if conversion ready. The converted data can acquired through P_ADC_Data(R). The example of ADC operation is shown in Figure 5-85.






Figure 5-85 AD conversion timing



• P_ADC_Setup (0x7160) : ADC Setup Register

The P_ADC_Setup register control the ADC block power on or off, ADC conversion clock and event selection to trigger the start operation of ADC. User should note that the when power-on-reset occurred, the ADC block is power on (ADCCS bit is 1) and ADC function is off (ADCEN bit is 0). At meanwhile, the P_ADC_Data value is 0xEEC0 for the purpose of power saving but without ADC conversion ready signal (ADCRDY in P_ADC_Ctrl register is 0). If user sets the ADCEN to 1 at this time, the ADC block will generate the ADCRDY signal and also set the ADCIF bit in P_ADC_Ctrl register. To prevent read the incorrect ADC value; do not read the first ADC data after the ADCEN is set to 1.

value is 0xFFC0) for the purpose	of power saving	but without ADC				
B15	B14	B13	B12	B11	B10	В9	B8
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W
1	0	0	0	0	0	0	0
ADCCS	ADCEN		Reserved		ADC	FS	ADCEXTRG
B7	B6	B5	B4	B3	B2	B1	B0

B7	B6	B5	B4	B3	B2	B1	B0		
R/W	R	R	R	R	R	R	R		
0	0	0	0	0	0	0	0		
ASPEN		Reserved							

B15	ADCCS	ADC power on	0: un-select ADC block	1: select ADC block
B14	ADCEN	ADC converter enable	0: disable ADC block	1: enable ADC block
B13-B11	Reserved			
B10-B9	ADCFS†	A/D converter clock selection	00: CPUCLK /8	01: CPUCLK /16
			10: CPUCLK /32	11: CPUCLK /64
B8	ADCEXTRG	External ADC conversion request trigger from a high pulse on IOA15 pad	1: Enable	0: Disable
B7	ASPEN※	Auto Sampling mode enable	0: Disable	1: Enable
B6-B0	Reserved			

† Configure ADCFS to let derived frequency is less than 1.5MHz.

% Please refer to the bit TADSE in P_TMRx_INT (x=0~4)

• P_ADC_Ctrl(0x7161): ADC Control Register

B15	B14	B13	B12	B11	B10	B9	B8	
R/W	R	R	R	R	R	R	R	
0	0	0	0	0	0	0	0	
ADCIF	ADCIE		Reserved					

B7	B6	B5	B4	В3	B2	B1	В0
R	R/W	R	R	R	R/W	R/W	R/W
0	0	0	0	0	0	0	0
ADCRDY	ADCSTR		Reserved	-		ADCCHS	

B15	ADCIF*	ADC interrupt flag	0: interrupt Not happened	1: interrupt happen
B14	ADCIE	ADC interrupt enable	0: disable	1: enable
B13-B8	Reserved			
B7	ADCRDY	ADC conversion ready	0: conversion not ready, AD data	1: conversion ready, AD data is
			not effect	valid
B6	ADCSTR	Manual start ADC Conversion	0: No Effect	1: START
B5-B3	Reserved			
B2-B0	ADCCHS	Select ADC converter channel input	000: ADC Channel0 (IOA0)	001: ADC Channel1 (IOA1)
			010: ADC Channel2 (IOA2)	011: ADC Channel3 (IOA3)
			100: ADC Channel4 (IOA4)	101: ADC Channel5 (IOA5)
			110: ADC Channel6 (IOA6)	111: ADC Channel7 (IOA7)

: write '1' to clear this flag



• P_ADC_Channel(0x7166) : ADC Input Channels Select Register

B15	B14	B13	B12	B11	B10	В9	B8			
R	R	R	R	R	R	R	R			
0	0	0	0	0	0	0	0			
	-		Rese	erved						
B7	B6	B5	B4	B3	B2	B1	B0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
0	0	0	0	0	0	0	0			
ADCCH7	ADCCH6	ADCCH5	ADCCH4	ADCCH3	ADCCH2	ADCCH1	ADCCH0			

B15-B8	Reserved			
B7	ADCCH7	ADC Input Channel 7 Enable	1: IOA7 as ADC channel 7	0: IOA7 as GPIO
B6	ADCCH6	ADC Input Channel 6 Enable	1: IOA6 as ADC channel 6	0: IOA6 as GPIO
B5	ADCCH5	ADC Input Channel 5 Enable	1: IOA5 as ADC channel 5	0: IOA5 as GPIO
B4	ADCCH4	ADC Input Channel 4 Enable	1: IOA4 as ADC channel 4	0: IOA4 as GPIO
В3	ADCCH3	ADC Input Channel 3 Enable	1: IOA3 as ADC channel 3	0: IOA3 as GPIO
B2	ADCCH2	ADC Input Channel 2 Enable	1: IOA2 as ADC channel 2	0: IOA2 as GPIO
B1	ADCCH1	ADC Input Channel 1 Enable	1: IOA1 as ADC channel 1	0: IOA1 as GPIO
В0	ADCCH0	ADC Input Channel0 Enable	1: IOA0 as ADC channel 0	0: IOA0 as GPIO

• P_ADC_Data (0x7162) : ADC Data Register

	<u> </u>	<u> </u>						
B15	B14	B13	B12	B11	B10	B9	B8	
R	R	R	R	R	R	R	R	
1	1	1	1	1	1	1	1	
	ADCDATA							
B7	B6	B5	B4	B3	B2	B1	B0	
R	R	R	R	R	R	R	R	
1	1	0	0	0	0	0	0	
ADC	DATA			Rese	erved			
B15-B6	ADDATA	ADC con	ADC conversion data					
B5-B0	Reserved							

5.16. Watchdog Timer (WDT)

The purpose of a watchdog timer is to monitor if the system operates normally. Within a certain period, watchdog counter must be cleared. If the watchdog timer is not cleared, CPU assumes the program has been running in an abnormal condition and therefore, CPU will reset the system to the initial state and start running the program from beginning. It protects the system from incorrect code execution by launching a system reset when the watchdog timer overflows as a result of failure of software to clear the timer within selection time. For SPMC75F2413A devices, watchdog function can be enabled or disabled by P_System_Option.WDG.

The device includes a watchdog timer (WDT) to monitor abnormal software run-away. A system or CPU reset will be generated if it is not periodically cleared by software. The watchdog timer is an eight-bit counter. Its clock can be selected from eight different sources. When a counter overflow occurs, a watchdog reset will be generated. A watchdog reset can issue a system reset or CPU reset according to control register settings. To further ensure the settings of watchdog control register will not be modified accidentally, a special bit pattern must be written to the unused bits of watchdog control register when the settings is to be changed. Otherwise a watchdog reset will be generated if the unused bits of watchdog control register are not properly written.



Following are the eight watchdog time-out selections.

Table 5-23 WDT Time-out selections

WDPS	WDT Clock Rate (Hz)	Time-out Time (F _{cκ} =24MHz)
000	F _{ск} /65536	699.05ms
001	F _{ск} /32768	349.52ms
010	F _{ск} /16384	174.76ms

WDPS	WDT Clock Rate (Hz)	Time-out Time (F _{ск} =24MHz)
011	F _{ск} /8192	87.38ms
100	F _{ск} /4096	43.69ms
101	F _{ск} /2048	21.84ms
110	F _{ск} /1024	10.92ms
111	F _{ск} /512	5.46ms




Figure 5-86 Watchdog Timing Diagram

• P_WatchDog_Ctrl (0x700A) : Watchdog Control Register

This register provides the watchdog clear timer and on/off function for firmware setting.

U I		0		Ŭ			
B15	B14	B13	B12	B11	B10	В9	B8
R/W	R/W	R	R	R	R	R	R
0	0	0	0	0	0	0	0
WDEN	WDRS		-	Rese	erved	-	
B7	B6	B5	B4	B3	B2	B1	В0
W	W	W	W	W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
WDCHK					WDPS		

B15	WDEN※	Watchdog timer enable bit	0: Disable	1: Enable
B14	WDRS	Watchdog reset select bit	0: System reset	1: CPU reset
B13-B8	Reserved			
B7-B3	WDCHK	Watchdog control register check bits	° ° –	chDog_Ctrl register, "10101" must rwise a watchdog reset will be l as '0'
B2-B0	WDPS	Watchdog Timer Time-out Selections	Please see Table 5-23	
※ If WDEN is s	et, this bit can only	y be cleared by system reset event, which is r	eset CPU and peripherals. Please refer	to Table 5-7.



• P_WatchDog_Clr (0x700B) : Watchdog Clear Register

P_WatchDog_Clr register is used to clear watchdog timer, Write 0xA005 to clear watchdog timer. A watchdog reset will be generated if other value has been written.

B15	B14	B13	B12	B11	B10	B9	B8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
			WDT	CLR			
B7	B6	B5	B4	B3	B2	B1	B0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
			WDT	CLR			

Note: Please the bit WDRF in P_Reset_Status for reference.



6. ELECTRICAL SPECIFICATIONS

6.1. Absolute Maximum Ratings

Characteristics	Symbol	Min.	Тур.	Max.	Unit
DC Supply Voltage	V _{DD}		-	6.0(V ₊)	V
Input Voltage Range	V _{IN}	-0.5	-	V ₊ + 0.5	V
Current into Vdd Pin	I _{VDD}	-	-	80	mA
Current out of Vss Pin	I _{VSS}	-	-	80	mA
Current soured by each I/O port	I _{OHR}	-	-	15	mA
Current sunk by each I/O port	I _{OLR}	-	-	15	mA
Operating Temperature	T _A	-40	-	+85	°C
Storage Temperature	Т _{sto}	-50	-	+150	°C

Note: Stresses beyond those given in the Absolute Maximum Rating table may cause operational errors or damage to the device. For normal operational conditions see DC Characteristics.

6.2. DC Characteristics (VDD = $4.5 \sim 5.5$ V, T_A = $-40 \sim 85$ °C)

Obernatistics	0 miliot		Limit		11	Test Ore litize
Characteristics	Symbol	Min.	Тур.	Max.	Unit	Test Condition
Operating Voltage	VDD	4.5	5.0	5.5	V	
LVR voltage	V _{LVR}	3.60	4.09	4.50	V	
Operating current	I _{OP}	-	-	35	mA	VDD = 5.0V, 6MHz X'tal, F_{CK} =24MHz
Wait current	I _{WAIT}	-	-	25	mA	PLL on, CPU off
Standby current	I _{STB}	-	-	150	uA	All off, VDD = 5.0V, T_A = 25 $^{\circ}C$
Input High Level	V _{IH}	0.7VDD	-	-	V	All input
Input Low Level	V _{IL}	-	-	0.3VDD	V	All input
	I _{OH1}	-2.0	-	-		VDD = 4.5V, V_{OH} = 4.0V (Normal drive I/O)
Output High Current	I _{OH2}	-4.0	-	-	mA	VDD = 4.5V, V_{OH} = 4.0V (Large drive I/O)*
	I _{OL1}	2.0	-	-		VDD = 4.5V, V_{OL} = 0.5V (Normal drive I/O)
Output Low Current	I _{OL2}	10	-	-	mA	VDD = 4.5V, V_{OL} = 0.5V (Large drive I/O)*
Input Pull-low Resistance	R _{PL}	-	100	-	KΩ	$VDD = 5.0V, V_0 = VDD$
Input Pull-high Resistance	R _{PH}	-	100	-	KΩ	$VDD = 5.0V, V_0 = VSS$

Note1: Data in "Typ" column is at 25°C unless otherwise stated. Note2: Large drive I/O pins: IOA[15:8], IOB[5:0], IOB[15:12], IOC[3:0], IOC[15:10]

6.3. AC Characteristics (VDD = $4.5 \sim 5.5$ V, T_A = $-40 \sim 85^{\circ}$ C)

Characteristics	Cumhal		Unit		L la it	
Characteristics	Symbol	Min.	Тур.	Max.	Unit	
Input Clock Frequency (Crystal)	F _{ск}	3.0	-	6.0	MHz	
PLL Output Frequency	F _{PLL}	12	-	24	MHz	
Power-on Timer Period and Time of Wakeup from Standby Mode	T _{PORT}	-	82	200	mS	
RESETB Pulse Width (low)	T _{RSTB}	-	7.0	15	uS	

6.4. Analog Interface Electrical Characteristics (VDD = 5.0V, T_A = -40°C~85°C)

Mnemonic	Description		Symbol	Min.	Тур.	Max.	Unit	Condition	
	Resolution		N _{R_AD}	-	-	10	Bit		
	Top Refere	nce Voltage	V _{RT}	2 (Note 1)	-	VDD	V		
	Top Refere	nce Voltage Supply Current	I _{RT}	-	500	-	uA		
	Analog Input Voltage Conversion Rate		Analog Input Voltage	V _{AIN}	0	-	VDD/V _{RT}	V	
			F _{AD}	50	100	200	KHz	VDD=5.0V@24.0MHz	
A/D Converter	Analog Inp	ut Impedance (Note 2)	R _{AIN(Note 2)}	-	-	30	KΩ		
		Integral Linearity Error	E _{INL_AD}	-	±1.0	±2.0	LSB (Note 3)		
		Differential Linearity Error	E _{DNL AD}	-	±1.0	±2.0	LSB		
	Accuracy	Zero Offset Error	E _{ZOE_AD}	-	-	±1.5	LSB		
		Full Scale Error	E _{FSE_AD}	_	-	±1.5	LSB		
		Total Error	E _{ALL AD}	_	-	±3.0	LSB		

Note1: The ADC performance is limited by the system's noise level, so the SPMC751F2413A can not guarantee the 10-bit accuracy when VEXTREF is 2.0V.

Note2: Analog input voltage might not stabilize within the analog input sampling period (>1.5uSec) if the output impedance of the external circuit for the analog input is high enough. Therefore, it is recommended to keep the output impedance of the external circuit low. It is recommended that the impedance is less than 30KΩ. Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about 0.01uF to 0.1uF for the analog input pin. Figure 5-83 shows ADC equivalent circuit for reference.

Note3: LSB means Least Significant Bit. With VEXTREF=5.0V, 1LSB=5.0V/2^10=4.883 mV.



7. SPMC75F2413A EVM BOARD V1.1 SCHEMATIC




Figure 7-1 SPMC75F2413A EVM board circuit part I






Figure 7-2 SPMC75F2413A EVM board circuit part II







Figure 7-3 SPMC75F2413A EVM board circuit part III



8. PACKAGE/PAD LOCATIONS

8.1. Package Information


8.1.1. 80 PIN QFP



Ormshall		Dimension in inch	
Symbol	Min.	Тур.	Max.
Α	-	-	0.134
A1	0.010	-	-
A2	0.098	0.107	0.114
b	0.012	0.014	0.018
С	0.004	0.006	0.009
D		0.913 BSC.	
D1		0.787 BSC.	
E		0.677 BSC.	
E1		0.551 BSC.	
e		0.031 BSC.	
L1		0.063 REF	



8.1.2. 64 PIN QFP



Question		Dimension in inch	
Symbol	Min.	Тур.	Max.
Α	-	-	0.134
A1	0.010	-	-
A2	0.098	0.107	0.114
b	0.014	0.015	0.020
С	0.004	0.006	0.009
D		0.913 BSC.	
D1		0.787 BSC.	
E		0.677 BSC.	
E1		0.551 BSC.	
е		0.039 BSC.	
L1		0.063 REF	

8.2. Ordering Information

Product Number	Package Type
SPMC75F2413A - PQ05	Package form - QFP 80
SPMC75F2413A - PQ04	Package form - QFP 64




8.3. Storage Condition and Period for Package


Package	Moisture sensitivity level	Max. Reflow temperature	Floor life storage condition	Dry pack
QFP	LEVEL 3	220 +5/−0 °C	168Hrs @ ≦30°∁/ 60% R.H.	Yes

Note1: Please refer to IPC/JEDEC standard J-STD-020A and EIA JEDEC stand JFSD22-A112 **Note2:** or refer to the "CAUTION Note" on dry pack bag.

8.4. Recommended SMT Temperature Profile

This "Recommended" temperature profile is a rough guideline for SMT process reference. Most of SUNPLUSIT leadframe base product choice Matte Tin and Sn/Bi for plating recipe. For PPF(Pre-Plated Frame) product with 63/37 solder paste, we recommend 240° C~ 245° C for peak temperature.







9. DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Sunplus Innovation Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. SUNPLUSIT makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, SUNPLUSIT MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. SUNPLUSIT reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by SUNPLUSIT for such applications. Please note that application circuits illustrated in this document are for reference purposes only.



10. REVISION HISTORY

Date	Revision #	Description	Page
Feb. 15, 2006	1.1	Modify the Conversion Rate (F _{AD})	141
JUL. 20, 2005	1.0	1. Rewrite the chapters for TPM0 ~ TPM4 module.	55~117
		2. Supply detailed timing diagrams for every topic.	33~136
		3. Change Operating current, Wait current and Standby current in 6.26.2	139
		4. Add T _{PORT} and T _{RSTB} in 6.36.3.	139
		5. Add analog interface electrical characteristics in 6.4.	140
		6. Add I _{VDD} , I _{VSS} , I _{OHR} , I _{OLR} in 6.1.	139
JUN. 17, 2004	0.1	Original	33