01E 80070

T-51-19

D



MC1455

Specifications and Applications Information

TIMING CIRCUIT

The MC1455 monolithic timing circuit is a highly stable controller capable of producing accurate time delays, or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200 mA or drive MTTL circuits.

- Direct Replacement for NE555 Timers
- Timing From Microseconds Through Hours
- Operates in Both Astable and Monostable Modes
- Adjustable Duty Cycle
- High Current Output Can Source or Sink 200 mA
- Output Can Drive MTTL
- Temperature Stability of 0.005% per °C
- Normally "On" or Normally "Off" Output

FIGURE 1 — 22-SECOND SOLID-STATE TIME DELAY RELAY CIRCUIT





FIGURE 2 --- BLOCK DIAGRAM



TIMING CIRCUIT

SILICON MONOLITHIC INTEGRATED CIRCUIT



G SUFFIX METAL PACKAGE CASE 601-04

- 1. Ground
- 5. Control Voltage
- 2. Trigger
- 6. Threshold 7. Discharge
- 3. Output
- 8. VCC



P1 SUFFIX PLASTIC PACKAGE CASE 626-05

U SUFFIX CERAMIC PACKAGE CASE 693-02



D SUFFIX.
PLASTIC PACKAGE
CASE 751-02
SO-8



ORDERING INFORMATION

Device	Alternate	Temperature Range	Package	
MC1455G	_	0°C to +70°C	Metal Can	
MC1455P1	NE555V	0°C to +70°C	Plastic DIP	
MC1455D	_	0°C to +70°C	SO-8	
MC1455U	_	0°C to +70°C	Ceramic DIP	
MC1455BP1		-40°C to +85°C	Plastic DIP	

MOTOROLA LINEAR/INTERFACE DEVICES

01E 80071


D T-51-19

MC1455

MAXIMUM RATINGS (TA = +25°C unless otherwise noted.)

Rating	Symbol	Value	Unit	
Power Supply Voltage	Vcc	+18	Vdc	
Discharge Current (Pin 7)	17	200	mA	
Power Dissipation (Package Limitation) Metal Can Derate above T _A = +25°C Plastic Dual In-Line Package Derate above T _A = +25°C	PD	680 4.6 625 5.0	mW mW/°C mW mW/°C	
Operating Temperature Range (Ambient) MC1455B MC1455	ТА	-40 to +85 0 to +70	°C	
Storage Temperature Range	T _{stg}	-65 to +150	°C	

FIGURE 3 — GENERAL TEST CIRCUIT



When VS ≥ 2/3 VC; V) is low. When VS ∈ 13 VC; V) is high. When VO is low, pin 7 sinks current. To test for Reset, set VO, high, apply Reset voltage, and test for current flowing into pin 7. When Reset is not in use, it should be tied to VC;

ELECTRICAL CHARACTERISTICS (TA = +25°C, VCC = +5.0 V to +15 V unless otherwise noted.)

Characteristics	Symbol	Min	Тур	Max	Unit
Operating Supply Voltage Range	Vcc	4.5		16	V
Supply Current V _{CC} = 5.0 V, R _L = ∞ V _{CC} = 15 V, R _L = ∞ Low State, (Note 1)	Icc	<u>-</u>	3.0 10	6.0 15	mA
Timing Error (Note 2) $R=1.0~k\Omega$ to 100 $k\Omega$ initial Accuracy C = 0.1 μ F Drift with Temperature Drift with Supply Voltage		_	1.0 50 0.1	_ _ 	% PPM/°C %/Volt
Threshold Voltage	V _{th}		2/3		xV _{CC}
Trigger Voltage VCC = 15 V VCC = 5.0 V	V _T	_	5.0 1.67		v .
Trigger Current	lτ		0.5		μΑ
Reset Voltage	VR	0.4	0.7	1.0	V
Reset Current	IR		0,1		mA
Threshold Current (Note 3)	I _{th}		0.1	0.25	μA
Discharge Leakage Current (Pin 7)	ldis			100	nA
Control Voltage Level VCC = 15 V VCC = 5.0 V	VcL	9.0 2.6	10 3.33	11 4.0	٧
Output Voltage Low (VCC = 15 V) sink = 10 mA sink = 50 mA sink = 100 mA sink = 200 mA (VCC = 5.0 V) sink = 8.0 mA sink = 5.0 mA	VoL	1111	0.1 0.4 2.0 2.5 — 0.25	0.25 0.75 2.5 — — 0.35	V
Output Voltage High (Isource = 200 mA) V _{CC} = 15 V	Voн	_	12.5	-	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
(I _{source} = 100 mA) V _{CC} = 15 V V _{CC} = 5.0 V		12.75 2.75	13.3 3.3		<u> </u>
Rise Time of Output	tolh	<u> </u>	100	 -	ns
Fall Time of Output	tOHL	I —	100	I —	ns

1. Supply current when output is high is typically 1.0 mA less.

2. Tested at V_{CC} = 5.0 V and V_{CC} = 15 V. Monostable mode

3. This will determine the maximum value of $R_A + R_B$ for 15 V operation. The maximum total R = 20 megohms.

MOTOROLA LINEAR/INTERFACE DEVICES


01E 80072

MC1455

TYPICAL CHARACTERISTICS

 $(T_A = +25^{\circ}C \text{ unless otherwise noted.})$

FIGURE 4 — TRIGGER PULSE WIDTH 150 125 V. PULSEWIDTH (ns min) VT(min), MINIMUM TRIGGER VOLTAGE (X ACC - Aqc)








FIGURE 7 — LOW OUTPUT VOLTAGE @ V_{CC} = 5.0 Vdc








FIGURE 9 — LOW OUTPUT VOLTAGE @ V_{CC} = 15 Vdc





FIGURE 10 — DELAY TIME versus SUPPLY VOLTAGE










FIGURE 12 — PROPAGATION DELAY



01E 80073 D T-51-19

MC1455

FIGURE 13 - REPRESENTATIVE CIRCUIT SCHEMATIC



GENERAL OPERATION


The MC1455 is a monolithic timing circuit which uses as its thing elements an external resistor — capacitor network. It can be used in both the monostable (one-shot) and astable modes with frequency and duty cycle controlled by the capacitor and resistor values. While the timing is dependent upon the external passive components, the monolithic circuit provides the starting circuit, voltage comparison and other functions. tions needed for a complete timing circuit. Internal to the inte-grated circuit are two comparators, one for the input signal and the other for capacitor voltage; also a flip-flop and digital output are included. The comparator reference voltages are always a fixed ratio of the supply voltage thus providing output timing independent of supply voltage.

Monostable Mode

Monostable Mode
In the monostable mode, a capacitor and a single resistor are used for the timing network. Both the threshold terminal and the discharge transistor terminal are connected together in this mode, refer to circuit Figure 14. When the input voltage to the trigger comparator falls below 1/3 V_{CC} the comparator output triggers the flip-flop so that it's output sets low. This turns the capacitor discharge transistor "off" and drives the digital output to the high state. This condition allows the capacitor to charge at an exponential rate which is set by the RC time constant. When the capacitor voltage reaches 2/3 V_{CC} the threshold comparator resets the flip-flop. This action discharges the timing capacitor and returns the digital output to the low state. Once the flip-flop has been triggered by an input signal, it cannot be retriggered until the present timing period has been completed. The time that the output is high is given by the equation t = 1.1 RA C. Various combinations of R and C and their associated times are shown in Figure 16. The trigger pulse width must be less than the timing period. pulse width must be less than the timing period.

A reset pin is provided to discharge the capacitor thus interrupting the timing cycle. As long as the reset pins is low, the capacitor discharge transistor is turned "on" and prevents the capacitor from charging. While the reset voltage is applied the digital output will remain the same. The reset pin should be tied to the supply voltage when not in use.

FIGURE 14 --- MONOSTABLE CIRCUIT .




D T-51-19 01E 80074

MC1455

GENERAL OPERATION (continued)


FIGURE 15 - MONOSTABLE WAVEFORMS



 $(R_A = 10 \text{ k}\Omega, C = 0.01 \mu\text{F}, R_L = 1.0 \text{ k}\Omega, VCC = 15 \text{ V})$

FIGURE 16 -- TIME DELAY 100 10 C, CAPACITANCE (µF) 1.0 0.1 0.0 0.001 100 µs 10 µs

FIGURE 17 — ASTABLE CIRCUIT



Astable Mode

In the astable mode the timer is connected so that it will retrigger itself and cause the capacitor voltage to oscillate between 1/3 V_{CC} and 2/3 V_{CC}. See Figure 17.

The external capacitor charges to 2/3 V_{CC} through R_A and R_B and discharges to 1/3 V_{CC} through R_B. By varying the ratio of these resistors the duty cycle can be varied. The charge and discharge times are independent of the supply voltage.

The charge time (output high) is given by: $t_1 = 0.695 (R_A + R_B) C$ The discharge time (output low) by: $t_2 = 0.695$ (R_B) C

Thus the total period is given by: $T = t_1 + t_2 = 0.695 (R_A + 2R_B) C$

The frequency of oscillation is then: $f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B) C}$

and may be easily found as shown in Figure 19.


The duty cycle is given by: DC = $\frac{R_B}{R_A+2R_B}$

To obtain the maximum duty cycle RA must be as small as possible; but it must also be large enough to limit the discharge current (pin 7 current) within the maximum rating of the discharge transistor (200 mA).

The minimum value of R_A is given by:
$$R_A \geqslant \frac{V_{CC} \text{ (Vdc)}}{I_7 \text{ (A)}} \geqslant \frac{V_{CC} \text{ (Vdc)}}{0.2}$$


FIGURE 18 - ASTABLE WAVEFORMS

td, TIME DELAY (s)



 $(\mathsf{R}_{\mathsf{A}} = 5.1\,\mathsf{k}\Omega, \mathsf{C} = 0.01\,\mu\mathsf{F}, \mathsf{R}_{\mathsf{L}} = 1.0\,\mathsf{k}\Omega;$ $R_B = 3.9 \, k\Omega, \, V_{CC} = 15 \, V)$

FIGURE 19 — FREE-RUNNING FREQUENCY



D T-51-19 01E 80075

MC1455

APPLICATIONS INFORMATION

Linear Voltage Ramp

In the monostable mode, the resistor can be replaced by a constant current source to provide a linear ramp voltage. The capacitor still charges from 0 to 2/3 VCC. The linear ramp time is given by $t = \frac{2}{3} \frac{V_{CC}}{t}$

VCC - VB - VBE If VB is much larger than VBE, RE then t can be made independent of V_{CC} .

FIGURE 20 — LINEAR VOLTAGE SWEEP CIRCUIT





FIGURE 21 — LINEAR VOLTAGE RAMP WAVEFORMS (RE = 10 k Ω , R2 = 100 k Ω , R1 = 39 k Ω , C = 0.01 μ F, VCC = 15 V)



t = 100 μs/cm

Missing Pulse Detector

The timer can be used to produce an output when an input pulse fails to occur within the delay of the timer. To accomplish this, set the time delay to be slightly longer than the time between successive input pulses. The timing cycle is then continuously reset by the input pulse train until a change in frequency or a missing pulse allows completion of the timing cycle, causing a change in the output level.

FIGURE 22





FIGURE 23 — MISSING PULSE DETECTOR WAVEFORMS $(R_A = 2.0 \text{ k}\Omega, R_L = 1.0 \text{ k}\Omega, C = 0.1 \mu\text{F}, V_{CC} = 15 \text{ V})$



t = 500 us/cm

01E 80076

D T-51-19

MC1455

APPLICATIONS INFORMATION (continued)

Pulse Width Modulation

If the timer is triggered with a continuous pulse train in the If the timer is triggered with a continuous pulse train in the monostable mode of operation, the charge time of the capacitor can be varied by changing the control voltage at pin 5. In this manner, the output pulse width can be modulated by applying a modulating signal that controls the threshold voltage.

FIGURE 24





FIGURE 25 — PULSE WIDTH MODULATION WAVEFORMS $(R_A = 10 \text{ k}\Omega, C = 0.02 \mu\text{F}, V_{CC} = 15 \text{ V})$



Several timers can be connected to drive each other for sequential timing. An example is shown in Figure 26 where the sequence is started by triggering the first timer which runs for 10 ms. The output then switches low momentarily and starts the second timer which runs for 50 ms and so forth.

FIGURE 26

