

# Dual, Low Noise, Single-Supply Variable Gain Amplifier

AD605

#### **FEATURES**

Two Independent Linear-in-dB Channels

Input Noise at Maximum Gain: 1.8 nV/√Hz, 2.7 pA/√Hz

Bandwidth: 40 MHz (-3 dB)

**Differential Input** 

**Absolute Gain Range Programmable:** 

-14 dB to +34 dB (FBK Shorted to OUT) Through

0 dB to +48 dB (FBK Open)

Variable Gain Scaling: 20 dB/V Through 40 dB/V

Stable Gain with Temperature and Supply Variations

**Single-Ended Unipolar Gain Control** 

**Output Common-Mode Independently Set** 

Power Shutdown at Lower End of Gain Control

Single 5 V Supply


Low Power: 90 mW/Channel Drives A/D Converters Directly

**APPLICATIONS** 

Ultrasound and Sonar Time-Gain Control High Performance AGC Systems

**Signal Measurement** 

#### FUNCTIONAL BLOCK DIAGRAM



#### GENERAL DESCRIPTION

The AD605 is a low noise, accurate, dual channel, linear-in-dB variable gain amplifier, which is optimized for any application requiring high performance, wide bandwidth variable gain control. Operating from a single 5 V supply, the AD605 provides differential inputs and unipolar gain control for ease of use. Added flexibility is achieved with a user-determined gain range and an external reference input which provides user-determined gain scaling (dB/V).

The high performance linear-in-dB response of the AD605 is achieved with the differential input, single supply, exponential amplifier (DSX-AMP) architecture. Each of the DSX-AMPs comprise a variable attenuator of 0 dB to -48.4 dB followed by a high speed fixed gain amplifier. The attenuator is based on a 7-stage R-1.5R ladder network. The attenuation between tap points is 6.908 dB, and 48.360 dB for the entire ladder network. The DSX-AMP architecture results in 1.8 nV/ $\sqrt{\rm Hz}$  input noise spectral density and will accept a  $\pm 2.0$  V input signal when VOCM is biased at VP/2.

Each independent channel of the AD605 provides a gain range of 48 dB which can be optimized for the application. Gain ranges between –14 dB to +34 dB and 0 dB to +48 dB can be selected by a single resistor between pins FBK and OUT. The lower and upper gain ranges are determined by shorting pin FBK to OUT, or leaving pin FBK unconnected, respectively. The two channels of the AD605 can be cascaded to provide 96 dB of very accurate gain range in a monolithic package.

The gain control interface provides an input resistance of approximately 2  $M\Omega$  and scale factors from 20 dB/V to 30 dB/V for a VREF input voltage of 2.5 V to 1.67 V, respectively. Note that scale factors up to 40 dB/V are achievable with reduced accuracy for scales above 30 dB/V. The gain scales linearly in dB with control voltages (VGN) of 0.4 V to 2.4 V for the 20 dB/V scale and 0.20 V to 1.20 V for the 40 dB/V scale. When VGN is <50 mV the amplifier is powered down to draw 1.9 mA. Under normal operation, the quiescent supply current of each amplifier channel is only 18 mA.

The AD605 is available in 16-lead PDIP and SOIC, and is guaranteed for operation over the  $-40^{\circ}$ C to  $+85^{\circ}$ C temperature range.

# REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# 

Model Parameter	Conditions	Min	AD605A Typ	Max	Min	AD605B Typ	Max	Unit
INPUT CHARACTERISTICS								
Input Resistance			$175 \pm 40$			$175 \pm 40$		Ω
Input Capacitance			3.0			3.0		pF
Peak Input Voltage	At Minimum Gain		$2.5 \pm 2.5$			$2.5 \pm 2.5$		V
Input Voltage Noise	VGN = 2.9 V		1.8			1.8		nV/√ <del>Hz</del>
Input Current Noise	VGN = 2.9 V		2.7			2.7		pA/√ <del>Hz</del>
Noise Figure	$R_S = 50 \Omega$ , $f = 10 MHz$ , $VGN = 2.9 V$		8.4			8.4		dB
5	$R_S = 200 \Omega$ , $f = 10 MHz$ , $VGN = 2.9 V$		12			12		dB
Common-Mode Rejection Ratio	f = 1 MHz, VGN = 2.65 V		-20			-20		dB
OUTPUT CHARACTERISTICS								
−3 dB Bandwidth	Constant with Gain		40			40		MHz
Slew Rate	VGN = 1.5 V, Output = 1 V Step		170			170		V/µs
Output Signal Range	$R_L \ge 500 \Omega$		$2.5 \pm 1.5$			$2.5 \pm 1.5$		V
Output Impedance	f = 10  MHz		2			2		Ω
Output Short-Circuit Current			$\pm 40$			$\pm 40$		mA
Harmonic Distortion	VGN = 1 V, $VOUT = 1 V p-p$ ,							
HD2	f = 1 MHz		-64			-64		dBc
HD3	f = 1  MHz		-68			-68		dBc
HD2	f = 10 MHz		-51			-51		dBc
HD3	f = 10 MHz		-53			-53		dBc
Two-Tone Intermodulation	$R_S = 0 \Omega$ , VGN = 2.9 V, VOUT = 1 V p-p		33			33		
Distortion (IMD)	f = 1 MHz		-72			-72		dBc
Distortion (IIVID)	f = 10  MHz		-60			-60		dBc
1 dB Compression Point	f = 10 MHz, VGN = 2.9 V, Output Referred		+15			+15		dBm
Third Order Intercept	f = 10 MHz, VGN = 2.9 V, VOUT = 1 V p-p,		-1			-1		dBm
Timu Order Intercept	Input Referred		-1			-1		ubiii
Channal to Channal Crosstell	-		70			70		dr.
Channel-to-Channel Crosstalk	Ch1: VGN = 2.65 V, Inputs Shorted,		-70			-70		dB
	Ch2: VGN = 1.5 V (Mid Gain), f = 1 MHz,							
	VOUT = 1 V p-p							
Group Delay Variation	1 MHz < f < 10 MHz, Full Gain Range		±2.0			±2.0		ns
VOCM Input Resistance			45			45		kΩ
ACCURACY								
Absolute Gain Error								
−14 dB to −11 dB	0.25 V < VGN < 0.40 V		+1.0	+3.0	1	+0.75	+3.0	dB
–11 dB to +29 dB	0.40 V < VGN < 2.40 V	-1.0	$\pm 0.3$	+1.0	-1.0	$\pm 0.2$	+1.0	dB
+29 dB to +34 dB	2.40 V < VGN < 2.65 V	-3.5	-1.25	+1.2	-3.5	-1.25	+1.2	dB
Gain Scaling Error	0.4 V < VGN < 2.4 V		$\pm 0.25$			$\pm 0.25$		dB/V
Output Offset Voltage	VREF = 2.500  V, VOCM = 2.500  V	-50	±30	50	-50	±30	50	mV
Output Offset Variation	VREF = 2.500 V, VOCM = 2.500 V		30	95		30	50	mV
GAIN CONTROL INTERFACE								
Gain Scaling Factor	VREF = 2.5 V, 0.4 V < VGN < 2.4 V	19	20	21	19	20	21	dB/V
	VREF = 1.67 V		30			30		dB/V
Gain Range	FBK Short to OUT		-14 - +34	ŀ		-14 - +34	!	dB
	FBK Open		0 - +48			0 - +48		dB
Input Voltage (VGN) Range	20 dB/V, VREF = 2.5 V		0.1 - 2.9			0.1 - 2.9		V
Input Bias Current			-0.4			-0.4		μA
Input Resistance			2			2		MΩ
Response Time	48 dB Gain Change		0.2			0.2		μs
POWER SUPPLY								
Supply Voltage		4.5	5.0	5.5	4.5	5.0	5.5	V
		4.5	90	ر.ر	4.5		ט.ט	mW
Power Dissipation						90		1
VREF Input Resistance	MDOS		10	0.2		10	02	kΩ
Quiescent Supply Current	VPOS		18	23		18	23	mA
Power Down	VPOS, VGN < 50 mV		1.9	3.0		1.9	3.0	mA
Power-Up Response Time	48 dB Gain, V <sub>OUT</sub> = 2 V p-p		0.6			0.6		μs
Power-Down Response Time			0.4			0.4		μs

-2-

REV. C

# ABSOLUTE MAXIMUM RATINGS\*

Supply Voltage +V<sub>S</sub>

 Pins 12, 13 (with Pins 4, 5 = 0 V)
 6.5 V 

 Input Voltage Pins 1-3, 6-9, 16
 VPOS, 0

 Internal Power Dissipation
 1.4 W 

 Plastic (N)
 1.4 W 


 Small Outline (R)
 1.2 W 

 Operating Temperature Range
  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  

 Storage Temperature Range
  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$  

 Lead Temperature, Soldering 60 seconds
  $300^{\circ}\text{C}$ 

#### PIN CONFIGURATION



# **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	$\theta_{\mathrm{JA}}$
AD605AN	-40°C to +85°C	PDIP	N-16	85°C/W
AD605AR	−40°C to +85°C	SOIC	R-16	100°C/W
AD605AR-REEL	−40°C to +85°C	SOIC 13" Reel	R-16	100°C/W
AD605AR-REEL7	−40°C to +85°C	SOIC 7" Reel	R-16	100°C/W
AD605BN	−40°C to +85°C	PDIP	N-16	85°C/W
AD605BR	−40°C to +85°C	SOIC	R-16	100°C/W
AD605BR-REEL	−40°C to +85°C	SOIC 13" Reel	R-16	100°C/W
AD605BR-REEL7	−40°C to +85°C	SOIC 7" Reel	R-16	100°C/W
AD605ACHIPS		DIE		
AD605-EB		Evaluation Board		

# PIN FUNCTION DESCRIPTIONS 16-Lead Package for Dual Channel AD605

Pin No.	Mnemonic	Description
1	VGN1	CH1 Gain-Control Input and Power-Down Pin. If grounded, device is off, otherwise positive voltage
		increases gain.
2	-IN1	CH1 Negative Input.
3	+IN1	CH1 Positive Input.
4	GND1	Ground.
5	GND2	Ground.
6	+IN2	CH2 Positive Input.
7	-IN2	CH2 Negative Input.
8	VGN2	CH2 Gain-Control Input and Power-Down Pin. If grounded, device is off, otherwise positive voltage
		increases gain.
9	VOCM	Input to this pin defines common-mode voltage for OUT1 and OUT2.
10	OUT2	CH2 Output.
11	FBK2	Feedback Pin that Selects Gain Range of CH2.
12	VPOS	Positive Supply.
13	VPOS	Positive Supply.
14	FBK1	Feedback Pin that Selects Gain Range of CH1.
15	OUT1	CH1 Output.
16	VREF	Input to this pin sets gain-scaling for both channels: $2.5 \text{ V} = 20 \text{ dB/V}$ , $1.67 \text{ V} = 30 \text{ dB/V}$ .

# CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD605 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




REV. C -3-


<sup>\*</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **AD605**—Typical Performance Characteristics (per Channel)


 $(V_{REF} = 2.5 \text{ V } (20 \text{ dB/V Scaling}), f = 1 \text{ MHz}, R_L = 500 \Omega, C_L = 5 \text{ pF}, T_A = 25^{\circ}\text{C}, V_{SS} = 5 \text{ V})$ 




TPC 1. Gain vs. VGN




TPC 2. Gain vs. VGN for Different Gain Ranges




TPC 3. Gain vs. VGN for Different Gain Scalings




TPC 4. Gain Scaling vs. V<sub>REF</sub>




TPC 5. Gain Error vs. VGN at Different Temperatures




TPC 6. Gain Error vs. VGN at Different Frequencies



TPC 7. Gain Error vs. VGN for Different Gain Scalings




TPC 8. Gain Match, VGN1 = VGN2 = 1.0 V




TPC 9. Gain Match, VGN1 = VGN2 = 2.50 V


-4- REV. C




TPC 10. AC Response




TPC 11. Output Offset vs. VGN




TPC 12. Output Referred Noise vs. VGN




TPC 13. Input Referred Noise vs. VGN




TPC 14. Input Referred Noise vs. Temperature




TPC 15. Input Referred Noise vs. Frequency



TPC 16. Input Referred Noise vs.  $R_{SOURCE}$ 




TPC 17. Noise TPC vs.  $R_{SOURCE}$ 




TPC 18. Noise TPC vs. VGN


REV. C –5–




TPC 19. Harmonic Distortion vs. Frequency




TPC 20. Harmonic Distortion vs. VGN




TPC 21. Intermodulation Distortion




TPC 22. 1 dB Compression vs. VGN




TPC 23. Third Order Intercept vs. VGN




TPC 24. Large Signal Pulse Response



TPC 25. Small Signal Pulse Response




TPC 26. Power-Up/Down Response




TPC 27. Gain Response


-6- REV. C




TPC 28. Crosstalk (CH1 to CH2) vs. Frequency




TPC 29. Common-Mode Rejection vs. Frequency



TPC 30. Input Impedance vs. Frequency



TPC 31. Supply Current (One Channel) vs. Temperature



TPC 32. Group Delay vs. Frequency

REV. C -7-




Figure 1. Simplified Block Diagram of a Single Channel of the AD605

# THEORY OF OPERATION

The AD605 is a dual channel, low noise variable gain amplifier. Figure 1 shows the simplified block diagram of one channel. Each channel consists of a single-supply X-AMP® (hereafter called DSX, differential single-supply X-AMP) comprised of

- (a) precision passive attenuator (differential ladder)
- (b) gain control block
- (c) VOCM buffer with supply splitting resistors R3 and R4
- (d) active feedback amplifier<sup>1</sup> (AFA) with gain setting resistors R1 and R2

The linear-in-dB gain response of the AD605 can generally be described by Equation 1.

$$G(dB) = (Gain \ Scaling \ (dB/V)) \times (Gain \ Control \ (V)) -$$

$$(19 \ dB - (14 \ dB) \times (FB))$$

$$(1)$$

where FB = 0 if FBK-to-OUT are shorted, FB = 1 if FBK-to-OUT is open.

Each channel provides between -14~dB to +34.4~dB through 0 dB to +48.4~dB of gain depending on the value of the resistance connected between pin FBK and OUT. The center 40 dB of gain is exactly linear-in-dB while the gain error increases at the top and bottom of the range. The gain is set by the gain control voltage (VGN). The VREF input establishes the gain scaling. The useful gain scaling range is between 20 dB/V and 40 dB/V for a VREF voltage of 2.5 V and 1.25 V, respectively. For example, if FBK to OUT were shorted and VREF were set to 2.50 V (to establish a gain scaling of 20 dB/V), the gain equation would simplify to

$$G(dB) = (20 (dB/V)) \times (VGN(V)) - 19 dB$$
 (2)

The desired gain can then be achieved by setting the unipolar gain control (VGN) to a voltage within its nominal operating range of 0.25 V to 2.65 V (for 20 dB/V gain scaling). The gain is monotonic for a complete gain control range of 0.1 V to 2.9 V. Maximum gain can be achieved at a VGN of 2.9 V.

Since the two channels are identical, only Channel 1 will be used to describe their operation. VREF and VOCM are the only inputs that are shared by the two channels, and since they are normally ac grounds, crosstalk between the two channels is minimized. For highest gain scaling accuracy, VREF should have an external low impedance voltage source. For low accuracy 20 dB/V applications, the VREF input can be decoupled with a capacitor to ground. In this mode the gain scaling will be

The AD605 is a single-supply circuit and the VOCM pin is used to establish the dc level of the midpoint of this portion of the circuit. VOCM needs only an external decoupling capacitor to ground to center the midpoint between the supply voltages (5 V, GND); however if the dc level of the output is important to the user (see Applications section for the AD9050 data sheet example), then VOCM can be specifically set. The input resistance looking into the VOCM pin is 45 k $\Omega \pm 20\%$ .

# Differential Ladder (Attenuator)

The attenuator before the fixed gain amplifier is realized by a differential 7-stage R-1.5R resistive ladder network with an untrimmed input resistance of 175  $\Omega$  single-ended or 350  $\Omega$  differentially. The signal applied at the input of the ladder network (Figure 2) is attenuated by 6.908 dB per tap; thus, the attenuation at the first tap is 6.908 dB, at the second, 13.816 dB, and so on all the way to the last tap where the attenuation is 48.356 dB. A unique circuit technique is used to interpolate continuously between the tap points, thereby providing continuous attenuation from 0 dB to -48.36 dB. One can think of the ladder network together with the interpolation mechanism as a voltage-controlled potentiometer.

Since the DSX is a single-supply circuit, some means of biasing its inputs must be provided. Node MID together with the VOCM buffer performs this function. Without internal biasing, external biasing would be required. If not done carefully, the biasing network can introduce additional noise and offsets. By providing internal biasing, the user is relieved of this task and only needs to ac couple the signal into the DSX. It should be made clear again that the input to the DSX is still fully differential if driven differentially, i.e., pins +IN and -IN see the same signal but with opposite polarity. What changes is the load as seen by the driver; it is 175  $\Omega$  when each input is driven singleended, but 350  $\Omega$  when driven differentially. This can be easily explained when thinking of the ladder network as just two 175  $\Omega$ resistors connected back-to-back with the middle node, MID, being biased by the VOCM buffer. A differential signal applied between nodes +IN and -IN will result in zero current into node MID, but a single-ended signal applied to either input +IN or -IN while the other input is ac grounded will cause the current delivered by the source to flow into the VOCM buffer via node MID.

–8– REV. C

determined by the midpoint between +VCC and GND, so care should be taken to control the supply voltage to 5 V. The input resistance looking into the VREF pin is 10 k $\Omega$  ± 20%.

<sup>&</sup>lt;sup>1</sup>To understand the active-feedback amplifier topology, refer to the AD830 data sheet. The AD830 is a practical implementation of the idea.




Figure 2. R-1.5R Dual Ladder Network

One feature of the X-AMP architecture is that the output referred noise is constant versus gain over most of the gain range. This can be easily explained by looking at Figure 2 and observing that the tap resistance is equal for all taps after only a few taps away from the inputs. The resistance seen looking into each tap is  $54.4~\Omega$  which makes  $0.95~\text{nV}/\sqrt{\text{Hz}}$  of Johnson noise spectral density. Since there are two attenuators, the overall noise contribution of the ladder network is  $\sqrt{2}$  times  $0.95~\text{nV}/\sqrt{\text{Hz}}$  or  $1.34~\text{nV}/\sqrt{\text{Hz}}$ , a large fraction of the total DSX noise. The rest of the DSX circuit components contribute another  $1.20~\text{nV}/\sqrt{\text{Hz}}$  which together with the attenuator produces  $1.8~\text{nV}/\sqrt{\text{Hz}}$  of total DSX input referred noise.

#### **AC Coupling**

The DSX is a single, single-supply circuit and therefore its inputs need to be ac-coupled to accommodate ground-based signals. External capacitors C1 and C2 in Figure 1 level shift the input signal from ground to the dc value established by VOCM (nominal 2.5 V). C1 and C2, together with the 175  $\Omega$  looking into each of DSX inputs (+IN and –IN), will act as high-pass filters with corner frequencies depending on the values chosen for C1 and C2. For example, if C1 and C2 are 0.1  $\mu$ F, then together with the 175  $\Omega$  input resistance of each side of the differential ladder of the DSX, a –3 dB high-pass corner at 9.1 kHz is formed.

If the DSX output needs to be ground referenced, then another ac-coupling capacitor will be required for level shifting. This capacitor will also eliminate any dc offsets contributed by the DSX. With a nominal load of 500  $\Omega$  and a 0.1  $\mu$ F coupling capacitor, this adds a high-pass filter with –3 dB corner frequency at about 3.2 kHz.

The choice for all three of these coupling capacitors depends on the application. They should allow the signals of interest to pass unattenuated, while at the same time they can be used to limit the low frequency noise in the system.

# **Gain Control Interface**

The gain control interface provides an input resistance of approximately 2  $M\Omega$  at pin VGN1 and gain scaling factors from 20 dB/V to 40 dB/V for VREF input voltages of 2.5 V to 1.25 V, respectively. The gain varies linearly-in-dB for the center 40 dB of gain range, that is for VGN equal to 0.4 V to 2.4 V for the 20 dB/V scale, and 0.25 V to 1.25 V for the 40 dB/V scale. Figure 3 shows the ideal gain curves when the FBK to OUT connection is shorted as described by the following equations:

$$G(20 dB/V) = 20 \times VGN - 19, VREF = 2.500 V$$
 (3)

$$G(30 dB/V) = 30 \times VGN - 19, VREF = 1.6666 V$$
 (4)

$$G(40 dB/V) = 40 \times VGN - 19, VREF = 1.250 V$$
 (5)

From these equations one can see that all gain curves intercept at the same -19 dB point; this intercept will be 14 dB higher (-5 dB) if the FBK to OUT connection is left open. Outside of the central linear range, the gain starts to deviate from the ideal control law but still provides another 8.4 dB of range. For a given gain scaling one can calculate  $V_{REF}$  as shown in Equation 6.




Figure 3. Ideal Gain Curves vs. V<sub>REF</sub>

Usable gain control voltage ranges are 0.1 V to 2.9 V for 20 dB/V scale and 0.1 V to 1.45 V for the 40 dB/V scale. VGN voltages of less than 0.1 V are not used for gain control since below 50 mV the channel is powered down. This can be used to conserve power and at the same time gate-off the signal. The supply current for a powered-down channel is 1.9 mA, the response time to power the device on or off is less than 1  $\mu s$ .

# Active Feedback Amplifier (Fixed Gain Amp)

To achieve single-supply operation and a fully differential input to the DSX, an active feedback amplifier (AFA) was utilized. The AFA is basically an op amp with two  $g_m$  stages; one of the active stages is used in the feedback path (therefore the name), while the other is used as a differential input. Note that the differential input is an open-loop  $g_m$  stage which requires that it be highly linear over the expected input signal range. In this design, the  $g_m$  stage that senses the voltages on the attenuator is a distributed one; for example, there are as many  $g_m$  stages as there are taps on the ladder network. Only a few of them are on at any one time, depending on the gain control voltage.

REV. C –9–

The AFA makes a differential input structure possible since one of its inputs (G1) is fully differential; this input is made up of a distributed gm stage. The second input (G2) is used for feedback. The output of G1 will be some function of the voltages sensed on the attenuator taps which is applied to a high-gain amplifier (A0). Because of negative feedback, the differential input to the high-gain amplifier has to be zero; this in turn implies that the differential input voltage to G2 times  $g_{m2}$  (the transconductance of G2) has to be equal to the differential input voltage to G1 times  $g_{m1}$  (the transconductance of G1). Therefore the overall gain function of the AFA is

$$\frac{V_{OUT}}{V_{ATTEN}} = \frac{gm_1}{gm_2} \times \frac{R1 \times R2}{R2} \tag{7}$$

where  $V_{OUT}$  is the output voltage,  $V_{ATTEN}$  is the effective voltage sensed on the attenuator, (R1 + R2)/R2 = 42, and  $g_{m1}/g_{m2} = 1.25$ ; the overall gain is thus 52.5 (34.4 dB).

The AFA has additional features: (1) inverting the output signal by switching the positive and negative input to the ladder network; (2) the possibility of using the –IN input as a second signal input; and (3) independent control of the DSX common-mode voltage. Under normal operating conditions it is best to just connect a decoupling capacitor to pin VOCM in which case the common-mode voltage of the DSX is half the supply voltage; this allows for maximum signal swing. Nevertheless, the common-mode voltage can be shifted up or down by directly applying a voltage to VOCM. It can also be used as another signal input, the only limitation being the rather low slew rate of the VOCM buffer.

If the dc level of the output signal is not critical, another coupling capacitor is normally used at the output of the DSX; again this is done for level shifting and to eliminate any dc offsets contributed by the DSX (see AC Coupling section).

The gain range of the DSX is programmable by a resistor connected between pins FBK and OUT. The possible ranges are  $-14 \, \mathrm{dB}$  to  $+34.4 \, \mathrm{dB}$  when the pins are shorted together, to  $0 \, \mathrm{dB}$  to  $+48.4 \, \mathrm{dB}$  when FBK is left open. Note that for the higher gain range, the bandwidth of the amplifier is reduced by a factor of five to about 8 MHz since the gain increased by 14 dB. This is the case for any constant gain bandwidth product amplifier which includes the active feedback amplifier.

# APPLICATIONS

The basic circuit in Figure 4 shows the connections for one channel of the AD605 with a gain range of  $-14\,dB$  to  $+34.4\,dB$ . The signal is applied at Pin 3. The ac-coupling capacitors before pins –IN1 and +IN1 should be selected according to the required lower cutoff frequency. In this example, the 0.1  $\mu F$  capacitors together with the 175  $\Omega$  of each of the DSX input pins provides a -3 dB high-pass corner of about 9.1 kHz. The upper cutoff frequency is determined by the amplifier and is 40 MHz.




Figure 4. Basic Connections for a Single Channel

As shown here, the output is ac-coupled for optimum performance. In the case of connecting to the 10-bit 40 MSPS A/D converter AD9050, ac coupling can be eliminated as long as pin VOCM is biased by the same 3.3 V common-mode voltage as the AD9050.

Pin VREF requires a voltage of 1.25 V to 2.5 V, with gain scaling between 40 dB/V and 20 dB/V, respectively. Voltage VGN controls the gain; its nominal operating range is from 0.25 V to 2.65 V for 20 dB/V gain scaling, and 0.125 V to 1.325 V for 40 dB/V scaling. When this pin is taken to ground, the channel will power down and disable its output.

# Connecting Two Amplifiers to Double the Gain Range

Figure 5 shows the two channels of the AD605 connected in series to provide a total gain range of 96.8 dB. When R1 and R2 are shorts, the gain range will be from –28 dB to +68.8 dB with a slightly reduced bandwidth of about 30 MHz. The reduction in bandwidth is due to two identical low-pass circuits being connected in series; in the case of two identical single-pole low-pass filters, the bandwidth would be reduced by exactly  $\sqrt{2}$ . If R1 and R2 are replaced by open circuits, i.e., Pins FBK1 and FBK2 are left unconnected, then the gain range will shift up by 28 dB to 0 dB to +96.8 dB. As noted earlier, the bandwidth of each individual channel will be reduced by a factor of 5 to about 8 MHz since the gain increased by 14 dB. In addition, there is still the  $\sqrt{2}$  reduction because of the series connection of the two channels which results in a final bandwidth of the higher gain version of about 6 MHz.




Figure 5. Doubling the Gain Range with Two Amplifiers

–10– REV. C

Two other easy combinations are possible to provide a gain range of –14 dB to +82.8 dB: (1) make R1 a short and R2 an open; or (2) make R1 an open and R2 a short. The bandwidth for both of these cases will be dominated by the channel that is set to the higher gain and will be about 8 MHz. From a noise standpoint, the second choice is the best since by increasing the gain of the first amplifier, the second amplifier's noise will have less of an impact on the total output noise. One further observation regarding noise is that by increasing the gain the output noise will increase proportionally; therefore, there is *no* increase in signal-to-noise ratio. It will actually stay fixed.

It should be noted that by selecting the appropriate values of R1 and R2, any gain range between -28 dB to +68.8 dB and 0 dB to +96.8 dB can be achieved with the circuit in Figure 5. When using any value other than shorts and opens for R1 and R2, the final value of the gain range will depend on external resistors matching on-chip resistors. Since the internal resistors can vary by as much as  $\pm 20\%$ , the actual values for a particular gain have to be determined empirically. Note that the two channels within one part will match quite well; therefore, R1 will track R2 in Figure 5.

C3 is not required since the common-mode voltage at Pin OUT1 should be identical to the one at Pins +IN2 and -IN2. However, since only 1 mV of offset at the output of the first DSX will introduce an offset of 53 mV when the second DSX is set to the maximum gain of the lowest gain range (34.4 dB), and 263 mV when set to the maximum gain of the highest gain range (48.4 dB), it is important to include ac coupling to get the maximum dynamic range at the output of the cascaded amplifiers. C5 is necessary if the output signal needs to be referenced to any common-mode level other than half of the supply as is provided by Pin OUT2.

Figure 6 shows the gain versus VGN for the circuit in Figure 5 at 1 MHz and the lowest gain range (-14 dB to +34.4 dB). Note that the gain scaling is 40 dB/V, double the 20 dB/V of an individual DSX; this is the result of the parallel connection of the gain control inputs, VGN1 and VGN2. One could of course also sequentially increase the gain by first increasing the gain of Channel 1 and then Channel 2. In that case VGN1 and VGN2 will have to be driven from separate voltage sources, for instance two separate DACs. Figure 7 shows the gain error of Figure 5.




Figure 6. Gain vs. VGN for the Circuit in Figure 5




Figure 7. Gain Error vs. VGN for the Circuit in Figure 5


REV. C –11–

# **OUTLINE DIMENSIONS**

# 16-Lead Plastic Dual In-Line Package [PDIP]

(N-16)

Dimensions shown in inches and (millimeters)




COMPLIANT TO JEDEC STANDARDS MO-095AC
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

# 16-Lead Standard Small Outline Package [SOIC] Narrow Body

(R-16)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012AC CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

# **Revision History**

7/04—Data Sheet Changed from REV. B to REV. C.  Edits to GENERAL DESCRIPTION	Location	Page
Edits to GENERAL DESCRIPTION		
	Edits to GENERAL DESCRIPTION	1
Edits to SPECIFICATIONS	Edits to SPECIFICATIONS	2
Edits to ORDERING GUIDE	Edits to ORDERING GUIDE	3
Change to TPC 22	Change to TPC 22	6
Updated OUTLINE DIMENSIONS	Updated OUTLINE DIMENSIONS	12