## Programmable Phase-Locked Loop Clock Generator

### 1.0 Key Features

- Extremely flexible and low-jitter phase locked loop (PLL) frequency synthesis
- No external loop filter components needed
- 150 MHz CMOS or 340 MHz PECL outputs
- Completely configurable via $I^{2} \mathrm{C}^{\text {TM }}$-bus
- Up to four FS714x can be used on a single $I^{2} \mathrm{C}$-bus
- 3.3V operation
- Independent on-chip crystal oscillator and external reference input
- Very low "cumulative" jitter


### 2.0 Description

The FS714x (FS7140x or FS7145x) is a monolithic CMOS clock generator/regenerator IC designed to minimize cost and component count in a variety of electronic systems. Via the $I^{2} \mathrm{C}$-bus interface, the FS714x can be adapted to many clock generation requirements.

The length of the reference and feedback dividers, their fine granularity and the flexibility of the post divider make the FS714x the most flexible stand-alone PLL clock generator available.


Figure 1: Pin Configuration: 16-pin (0.150") SOIC, 16-pin (5.3mm) SSOP

### 3.0 Applications

- Precision frequency synthesis
- Low-frequency clock multiplication
- Video line-locked clock generation
- Laser beam printers (FS7145)


Figure 2: Device Block Diagram

Table 1: FS7140 Pin Descriptions

| Pin | Type | Name | Description |
| :--- | :--- | :--- | :--- |
| 1 | DI | SCL | Serial interface clock (requires an external pull-up) |
| 2 | DIO | SDA | Serial interface data input/output (requires an external pull-up) |
| 3 | DI | ADDR0 | Address select bit "0" |
| 4 | P | VSS | Ground |
| 5 | AI | XIN | Crystal oscillator feedback |
| 6 | AO | XOUT | Crystal oscillator drive |
| 7 | DI | ADDR1 | Address select bit "1" |
| 8 | P | VDD | Power supply ( +3.3 V nominal) |
| 9 | AI | IPRG | PECL current drive programming |
| 10 | - | n/c | No connection |
| 11 | P | VSS | Ground |
| 12 | DI | REF | Reference frequency input |
| 13 | - | n/c | No connection |
| 14 | P | VDD | Power supply (+3.3V nominal) |
| 15 | DO | CLKP | Clock output |
| 16 | DO | CLKN | Inverted clock output |

Key: AI: Analog Input; AO = Analog Output; DI = Digital Input; $\mathrm{DI}^{\mathrm{U}}=$ Input with Internal Pull-up; $\mathrm{DI}_{\mathrm{D}}=$ Input with Internal Pull-down; DIO = Digital Input/Output; DI-3 = Three-Level Digital Input; DO = Digital Output; P = Power/Ground; \# = Active Low Pin

Table 2: FS7145 Pin Descriptions

| Pin | Type | Name | Description |
| :---: | :---: | :---: | :---: |
| 1 | DI | SCL | Serial interface clock (requires an external pull-up) |
| 2 | DIO | SDA | Serial interface data input/output (requires an external pull-up) |
| 3 | DID | ADDR0 | Address select bit "0" |
| 4 | P | VSS | Ground |
| 5 | AI | XIN | Crystal oscillator feedback |
| 6 | AO | XOUT | Crystal oscillator drive |
| 7 | DID | ADDR1 | Address select bit "1" |
| 8 | P | VDD | Power supply ( +3.3 V nominal) |
| 9 | AI | IPRG | PECL current drive programming |
| 10 | - | n/c | No connection |
| 11 | P | VSS | Ground |
| 12 | DI' | REF | Reference frequency input |
| 13 | DI ${ }^{\text {U }}$ | SYNC | Synchronization input |
| 14 | P | VDD | Power supply ( +3.3 V nominal) |
| 15 | DO | CLKP | Clock output |
| 16 | DO | CLKN | Inverted clock output |
| Key: AI: Analog Input; AO = Analog Output; $\mathrm{DI}=$ Digital Input; $\mathrm{DI}^{\mathrm{U}}=\operatorname{Input}$ with Internal Pull-up; $\mathrm{DI}_{\mathrm{D}}=\operatorname{Input}$ with Internal Pull-down; DIO = Digital Input/Output; DI-3 = Three-Level Digital Input; DO = Digital Output; P = Power/Ground; \# = Active Low Pin |  |  |  |

### 4.0 Functional Block Diagram

### 4.1 Phase Locked Loop (PLL)

The PLL is a standard phase- and frequency-locked loop architecture. The PLL consists of a reference divider, a phase-frequency detector (PFD), a charge pump, an internal loop filter, a voltage-controlled oscillator (VCO), a feedback divider, and a post divider.

The reference frequency (generated by either the on-board crystal oscillator or an external frequency source), is first reduced by the reference divider. The integer value that the frequency is divided by is called the modulus and is denoted as NR for the reference divider. This divided reference is then fed into the PFD.

The VCO frequency is fed back to the PFD through the feedback divider (the modulus is denoted by NF).
The PFD will drive the VCO up or down in frequency until the divided reference frequency and the divided VCO frequency appearing at the inputs of the PFD are equal. The input/output relationship between the reference frequency and the VCO frequency is then:

$$
\frac{f_{V C O}}{N_{F}}=\frac{f_{R E F}}{N_{R}}
$$

This basic PLL equation can be rewritten as

$$
f_{V C O}=f_{R E F}\left(\frac{N_{F F}}{N_{R}}\right)
$$

A post divider (actually a series combination of three post dividers) follows the PLL and the final equation for device output frequency is:

$$
f_{C L K}=f_{R E F}\left(\frac{N_{F}}{N_{R}}\right)\left(\frac{1}{N_{P x}}\right)
$$

### 4.1.1. Reference Divider

The reference divider is designed for low phase jitter. The divider accepts the output of either the crystal oscillator circuit or an external reference frequency. The reference divider is a 12 bit divider, and can be programmed for any modulus from 1 to 4095 (divide by 1 not available on date codes prior to 0108).

### 4.1.2. Feedback Divider

The feedback divider is based on a dual-modulus divider (also called dual-modulus prescaler) technique. It permits division by any integer value between 12 and 16383. Simply program the FBKDIV register with the binary equivalent of the desired modulus. Selected moduli below 12 are also permitted. Moduli of: $4,5,8,9$, and 10 are also allowed ( 4 and 5 are not available on date codes prior to 0108).

### 4.1.3. Post Divider

The post divider consists of three individually programmable dividers, as shown in Figure 3.


Figure 3: Post Divider

The moduli of the individual dividers are denoted as $\mathrm{N}_{\mathrm{P} 1}, \mathrm{~N}_{\mathrm{P} 2}$ and $\mathrm{N}_{\mathrm{P} 3}$, and together they make up the array modulus $\mathrm{N}_{\mathrm{PX}}$.

$$
N_{P X}=N_{P 1} \times N_{P 2} \times N_{P 3}
$$

The post divider performs several useful functions. First, it allows the VCO to be operated in a narrower range of speeds compared to the variety of output clock speeds that the device is required to generate. Second, the extra integer in the denominator permits more flexibility in the programming of the loop for many applications where frequencies must be achieved exactly.

Note that a nominal 50/50 duty factor is always preserved (even for selections which have an odd modulus).
See Table 8 for additional information.

### 4.1.4. Crystal Oscillator

The FS7140 is equipped with a Pierce-type crystal oscillator. The crystal is operated in parallel resonant mode. Internal load capacitance is provided for the crystal. While a recommended load capacitance for the crystal is specified, crystals for other standard load capacitances may be used if great precision of the reference frequency (100ppm or less) is not required.

### 4.1.5. Reference Divider Source MUX

The source of frequency for the reference divider can be chosen to be the device crystal oscillator or the REF pin by the REFDSRC bit.
When not using the crystal oscillator, it is preferred to connect XIN to VSS. Do not connect to XOUT.

## FS714x

When not using the REF input, it is preferred to leave it floating or connected to $V_{D D}$.

### 4.1.6. Feedback Divider Source MUX

The source of frequency for the feedback divider may be selected to be either the output of the post divider or the output of the VCO by the FBKDSRC bit.

Ordinarily, for frequency synthesis, the output of the VCO is used. Use the output of the post divider only where a deterministic phase relationship between the output clock and reference clock are desired (line-locked mode, for example).

### 4.1.7. Device Shutdown

Two bits are provided to effect shutdown of the device if desired, when it is not active. SHUT1 disables most externally observable device functions. SHUT2 reduces device quiescent current to absolute minimum values. Normally, both bits should be set or cleared together.

Serial communications capability is not disabled by either SHUT1 or SHUT2.

### 4.2 Differential Output Stage

The differential output stage supports both CMOS and pseudo-ECL (PECL) signals. The desired output interface is chosen via the programming registers.

If a PECL interface is used, the transmission line is usually terminated using a Thévenin termination. The output stage can only sink current in the PECL mode, and the amount of sink current is set by a programming resistor on the LOCK/IPRG pin. The ratio of output sink current to IPRG current is $13: 1$. Source current for the CLKx pins is provided by the pull-up resistors that are part of the Thévenin termination.

### 4.2.1. Example

Assume that it is desired to connect a PECL-type fanout buffer right next to the FS7140.
Further assume:

- $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$
- Desired $\mathrm{V}_{\mathrm{HI}}=2.4 \mathrm{~V}$
- Desired $\mathrm{V}_{\mathrm{Lo}}=1.6 \mathrm{~V}$
- Equivalent R Load $=75$ ohms

Then:

```
R1 (from CLKP and CLKN output to VDD) =
    RLOAD * V DD / V VIT =
    75 * 3.3 / 2.4 =
    103 ohms
R2 (from CLKP and CLKN output to GND) =
    RLOAD * V DD / (VDD - V HI) =
    75*3.3/(3.3-2.4) =
    275 ohms
Rprgm (from VDD to IPRG pin) =
    26 * (VDD * R ROAD / ( ( }\mp@subsup{\textrm{V}}{\textrm{HI}}{}-\mp@subsup{\textrm{V}}{\mathrm{ LO }}{})/3
    26 * (3.3 * 75) / (2.4-1.6) / 3 =
    2.68 Kohms
```


### 4.3 SYNC Circuitry

The FS7145 supports nearly instantaneous adjustment of the output CLK phase by the SYNC input. Either edge direction of SYNC (positive-going or negative-going) is supported.

Example (positive-going SYNC selected): Upon the negative edge of SYNC input, a sequence begins to stop the CLK output. Upon the positive edge, CLK resumes operation, synchronized to the phase of the SYNC input (plus a deterministic delay). This is performed by control of the device post-divider. Phase resolution equal to $1 / 2$ of the VCO period can be achieved (approximately down to 2 ns ).

### 5.0 I ${ }^{2}$ C-bus Control Interface

This device is a read/write slave device meeting all Philips $I^{2} \mathrm{C}$-bus specifications except a "general call." The bus has to be controlled by a master device that generates the serial clock SCL, controls bus access and generates the START and STOP conditions while the device works as a slave. Both master and slave can operate as a transmitter or receiver, but the master device determines which mode is activated. A device that sends data onto the bus is defined as the transmitter, and a device receiving data as the receiver.
$I^{2} \mathrm{C}$-bus logic levels noted herein are based on a percentage of the power supply ( $\mathrm{V}_{\mathrm{DD}}$ ). A logic-one corresponds to a nominal voltage of $\mathrm{V}_{\mathrm{DD}}$, while a logic-zero corresponds to ground ( $\mathrm{V}_{\mathrm{SS}}$ ).

### 5.1 Bus Conditions

Data transfer on the bus can only be initiated when the bus is not busy. During the data transfer, the data line (SDA) must remain stable whenever the clock line (SCL) is high. Changes in the data line while the clock line is high will be interpreted by the device as a START or STOP condition. The following bus conditions are defined by the $I^{2} \mathrm{C}$-bus protocol.

### 5.1.1. Not Busy

Both the data (SDA) and clock (SCL) lines remain high to indicate the bus is not busy.

### 5.1.2. START Data Transfer

A high to low transition of the SDA line while the SCL input is high indicates a START condition. All commands to the device must be preceded by a START condition.

### 5.1.3. STOP Data Transfer

A low to high transition of the SDA line while SCL input is high indicates a STOP condition. All commands to the device must be followed by a STOP condition.

### 5.1.4. Data Valid

The state of the SDA line represents valid data if the SDA line is stable for the duration of the high period of the SCL line after a START condition occurs. The data on the SDA line must be changed only during the low period of the SCL signal. There is one clock pulse per data bit.

Each data transfer is initiated by a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is determined by the master device, and can continue indefinitely. However, data that is overwritten to the device after the first eight bytes will overflow into the first register, then the second, and so on, in a first-in, firstoverwritten fashion.

### 5.1.5. Acknowledge

When addressed, the receiving device is required to generate an acknowledge after each byte is received. The master device must generate an extra clock pulse to coincide with the acknowledge bit. The acknowledging device must pull the SDA line low during the high period of the master acknowledge clock pulse. Setup and hold times must be taken into account.

The master must signal an end of data to the slave by not generating and acknowledge bit on the last byte that has been read (clocked) out of the slave. In this case, the slave must leave the SDA line high to enable the master to generate a STOP condition.

## $5.21^{2} \mathrm{C}$-bus Operation

All programmable registers can be accessed randomly or sequentially via this bi-directional two wire digital interface. The crystal oscillator does not have to run for communication to occur.

The device accepts the following $\mathrm{I}^{2} \mathrm{C}$-bus commands:

### 5.2.1. Slave Address

After generating a START condition, the bus master broadcasts a seven-bit slave address followed by a R/W bit. The address of the device is:

| A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | 1 | 0 | X | X |

where X is controlled by the logic level at the ADDR pins. The selectable ADDR bits allow four different FS7140 devices to exist on the same bus. Note that every device on an $I^{2} \mathrm{C}$-bus must have a unique address to avoid possible bus conflicts.

### 5.2.2. Random Register Write Procedure

Random write operations allow the master to directly write to any register. To initiate a write procedure, the R/W bit that is transmitted after the seven-bit device address is a logic-low. This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address. The register address is written into the slave's address pointer. Following an acknowledge by the slave, the master is allowed to write eight bits of data into the addressed register. A final acknowledge is returned by the device, and the master generates a STOP condition.

If either a STOP or a repeated START condition occurs during a register write, the data that has been transferred is ignored.

### 5.2.3. Random Register Read Procedure

Random read operations allow the master to directly read from any register. To perform a read procedure, the R/W bit that is transmitted after the seven-bit address is a logic-low, as in the register write procedure. This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address. The register address is then written into the slave's address pointer.

Following an acknowledge by the slave, the master generates a repeated START condition. The repeated START terminates the write procedure, but not until after the slave's address pointer is set. The slave address is then resent, with the R/W bit set this time to a logic-high, indicating to the slave that data will be read. The slave will acknowledge the device address, and then transmits the eight-bit word. The master does not acknowledge the transfer but does generate a STOP condition.

### 5.2.4. Sequential Register Write Procedure

Sequential write operations allow the master to write to each register in order. The register pointer is automatically incremented after each write. This procedure is more efficient than the random register write if several registers must be written.

To initiate a write procedure, the R/W bit that is transmitted after the seven-bit device address is a logic-low. This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address. The register address is written into the slave's address pointer. Following an acknowledge by the slave, the master is allowed to write up to eight bytes of data into the addressed register before the register address pointer overflows back to the beginning address.

An acknowledge by the device between each byte of data must occur before the next data byte is sent.
Registers are updated every time the device sends an acknowledge to the host. The register update does not wait for the STOP condition to occur. Registers are therefore updated at different times during a sequential register write.

### 5.2.5. Sequential Register Read Procedure

Sequential read operations allow the master to read from each register in order. The register pointer is automatically incremented by one after each read. This procedure is more efficient than the random register read if several registers must be read.

To perform a read procedure, the R/W bit that is transmitted after the seven-bit address is a logic-low, as in the register write procedure. This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address. The register address is then written into the slave's address pointer.

Following an acknowledge by the slave, the master generates a repeated START condition. The repeated START terminates the write procedure, but not until after the slave's address pointer is set. The slave address is then resent, with the R/W bit set this time to a logic-high, indicating to the slave that data will be read. The slave will acknowledge the device address, and then transmits all eight bytes of data starting with the initial addressed register. The register address pointer will overflow if the initial register address is larger than zero. After the last byte of data, the master does not acknowledge the transfer but does generate a STOP condition.


Figure 4: Random Register Write Procedure


Figure 5: Random Register Read Procedure


Figure 6: Sequential Register Write Procedure


### 6.0 Programming Information

All register bits are cleared to zero on power-up. All register bits may be read back as written.

| Address | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte 7 | Reserved (Bit 63) Must be set to "0" | Reserved (Bit 62) Must be set to " 0 " | Reserved (Bit 61) Must be set to " 0 " | Reserved (Bit 60) Must be set to " 0 " | Reserved (Bit 59) Must be set to " 0 " | Reserved (Bit 58) Must be set to "0" | Reserved (Bit 57) Must be set to " 0 " | Reserved (Bit 56) Must be set to "0" |
| Byte 6 | Reserved (Bit 55) Must be set to " 0 " | Reserved (Bit 54) Must be set to " 0 " | SHUT2 <br> (Bit 53) $0=$ Normal 1 = Powered down | Reserved (Bit 52) Must be set to " 0 " | Reserved (Bit 51) Must be set to " 0 " | Reserved (Bit 50) Must be set to " 0 " | Reserved (Bit 49) Must be set to "0" | Reserved (Bit 48) Must be set to " 0 " |
| Byte 5 | Reserved (Bit 47) Must be set to " 0 " | LC(Bit 46)Loop filter cap <br> select | LR[1] <br> (Bit 45) Loop filter | LR[0] <br> (Bit 44) <br> tor select | Reserved (Bit 43) Must be set to " 0 " | Reserved (Bit 42) <br> Must be set to " 0 " | CP[1] <br> (Bit 41) <br> Charge pump | $\mathrm{CP}[0]$ (Bit 40) urrent select |
| Byte 4 | $\begin{aligned} & \text { CMOS } \\ & \text { (Bit 39) } \\ & 0=P E C L \\ & 1=C M O S \end{aligned}$ | FBKDSRC <br> (Bit 38) <br> $0=$ VCO output <br> 1 = Post divider <br> output | $\begin{gathered} \text { FBKDIV[13] } \\ \begin{array}{c} \text { (Bit 37) } \\ 8192 \end{array} \\ \hline \end{gathered}$ | $\begin{gathered} \text { FBKDIV[12] } \\ \text { (Bit 36) } \\ 4096 \end{gathered}$ | FBKDIV[11] <br> (Bit 35) <br> 2048 <br> Section 4.1.2 for dis | $\begin{gathered} \text { FBKDIV[10] } \\ (\text { Bit } 34) \\ 1024 \end{gathered}$ <br> wed FBKDIV values | $\underset{\substack{(\text { Bit } 33) \\ 512}}{\text { FBKDIV }}$ | $\underset{\substack{\text { (Bit 32) } \\ 256}}{\text { FBKDIV[8] }}$ |
| Byte 3 | $\underset{\substack{\text { (Bit 31) } \\ 128}}{\text { FBKDII[7] }}$ | $\underset{\substack{\text { (Bit 30) } \\ 64}}{\text { FBKDIV[6] }}$ | $\underset{(\text { Bit 29) }}{\substack{\text { FBKDIV }}}$ | FBKDIV[4] (Bit 28) 16 Section 4.1.2 for dis | FBKDIV[3] <br> (Bit 27) 8 <br> wed FBKDIV values | $\underset{(\mathrm{Bit} 26)}{\mathrm{FBKDIV}[2]}$ | $\underset{\substack{\text { (Bit 25) } \\ 2}}{\text { FBKDIV[1] }}$ | $\underset{\substack{\text { (Bit 24) } \\ 1}}{\text { FBKDIV[0] }}$ |
| Byte 2 | $\begin{aligned} & \text { POST2[3] } \\ & \begin{array}{l} \text { (Bit 23) } \\ \quad \text { Modulus } \end{array} \end{aligned}$ | $\begin{gathered} \text { POST2[2] } \\ (\text { Bit 22) } \\ =N+1(N=0 \text { to } 11) \end{gathered}$ | $\begin{aligned} & \text { POST2[1] } \\ & \text { (Bit 21) } \\ & \text { Table } 8 \end{aligned}$ | $\underset{(\text { Bit 20) }}{\text { POST2[0] }}$ | $\begin{aligned} & \text { POST1[3] } \\ & \text { (Bit 19) } \end{aligned}$ | $\begin{aligned} & \text { POST1[2] } \\ & \text { (Bit 18) } \end{aligned}$ <br> Modulus | $\begin{gathered} \text { POST1[1] } \\ \text { (Bit 17) } \\ N+1(N=0 \text { to } 11) ; ~ \end{gathered}$ | $\begin{aligned} & \text { POST1[0] } \\ & \text { (Bit 16) } \\ & \text { able } 8 \end{aligned}$ |
| Byte 1 | $\begin{aligned} & \text { POST3[1] } \\ & \text { (Bit 15) } \\ & \text { Modulus = 1,2,4, } \end{aligned}$ | $\begin{gathered} \text { POST3[0] } \\ \text { (Bit 14) } \\ \text { r 8; Se Table } 8 \end{gathered}$ | SHUT1 <br> (Bit 13) $0=$ Normal 1 = Powered down | $\begin{aligned} & \text { REFDSRC } \\ & \text { (Bit } 12 \text { ) } \\ & 0=\text { Crystal } \\ & \text { oscillator } \\ & 1=\text { REF pin } \end{aligned}$ | $\underset{\substack{\text { REDIT } 11) \\ 2048}}{ }$ | $\underset{\substack{\text { (Bit 10) } \\ 1024}}{\text { REFDIV] }}$ | $\underset{\substack{(\text { Bit } 9) \\ 512}}{\text { REFDII[9] }}$ | $\begin{gathered} \text { REFDIV[8] } \\ (\text { Bit } 8) \\ 256 \end{gathered}$ |
| Byte 0 | $\underset{\substack{\text { (Bit 7) } \\ 128}}{\text { REFDIV[7] }}$ | $\underset{\substack{\text { (Bit 6) } \\ 64}}{\text { REFDIV[6] }}$ | $\underset{(\underset{32}{ }}{\text { REFDIV 5 }} \underset{(5]}{\text { REF }}$ | $\underset{(\text { Bit } 4)}{\text { REFDII }}$ | $\underset{\text { (Bit 3) }}{\text { REFDIV[3] }}$ | $\underset{(\text { Bit 2) }}{\text { REFDIV[2] }}$ | $\underset{\text { (Bit 1) }}{\text { REFDII }}$ | $\underset{(\text { Bit } 0)}{\text { REFDIV[0] }}$ |


| Address | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte 7 | Reserved (Bit 63) Must be set to "0" | Reserved (Bit 62) Must be set to " 0 " | Reserved (Bit 61) Must be set to " 0 " | Reserved (Bit 60) Must be set to " 0 " | Reserved (Bit 59) Must be set to "0" | Reserved (Bit 58) Must be set to "0" | Reserved (Bit 57) Must be set to "0" | Reserved (Bit 56) Must be set to " 0 " |
| Byte 6 | Reserved (Bit 55) Must be set to " 0 " | Reserved (Bit 54) Must be set to " 0 " | SHUT2 <br> (Bit 53) $0=$ Normal 1 = Powered down | Reserved (Bit 52) Must be set to "0" | Reserved (Bit 51) Must be set to " 0 " | Reserved (Bit 50) Must be set to " 0 " | SYNCPOL <br> (Bit 49) <br> " 0 " = negative <br> " 1 " = positive | SYNCEN <br> (Bit 48) <br> " 0 " = negative <br> " 1 " = positive |
| Byte 5 | Reserved (Bit 47) <br> Must be set to " 0 " | LC(Bit 46)Loop filter cap <br> select | LR[1] <br> (Bit 45) Loop filter | LR[0] <br> (Bit 44) <br> istor select | Reserved (Bit 43) <br> Must be set to " 0 " | Reserved (Bit 42) Must be set to "0" | CP[1] <br> (Bit 41) Charge pum | CP[0] <br> (Bit 40) <br> rent select |
| Byte 4 | $\begin{aligned} & \text { CMOS } \\ & \text { (Bit 39) } \\ & 0=P E C L \\ & 1=\text { CMOS } \end{aligned}$ | FBKDSRC <br> (Bit 38) <br> $0=V C O$ output <br> 1 = Post divider <br> output | $\underset{\substack{(\text { Bit } 37) \\ 8192}}{\text { FBKDIV[13] }}$ | $\begin{gathered} \text { FBKDIV[12] } \\ (\text { Bit } 36) \\ 4096 \end{gathered}$ | FBKDIV[11] <br> (Bit 35) <br> 2048 <br> Section 4.1.2 for d | $\begin{gathered} \text { FBKDIV[10] } \\ (\text { Bit } 34) \\ 1024 \end{gathered}$ <br> wed FBKDIV values | $\underset{\substack{(\text { Bit } 33) \\ 512}}{\text { FBKDIV }}$ | $\underset{\substack{\text { (Bit 32) } \\ 256}}{\text { FBKDIV[8] }}$ |
| Byte 3 | $\underset{(\underset{y}{(B i t ~ 31)}}{128} 5$ |  | $\underset{(\text { Bit 29) }}{\substack{\text { FBKDIV }}}$ | $\begin{aligned} & \text { FBKDIV[4] } \\ & \begin{array}{c} (\text { Bit } 28) \\ 16 \end{array} \end{aligned}$ <br> See Section 4.1.2 for | FBKDIV[3] <br> (Bit 27) 8 <br> lowed FBKDIV value | $\underset{(\mathrm{Bit} 26)}{\mathrm{FBKDIV}[2]}$ | $\underset{(\mathrm{Bit} 25)}{2} \underset{2}{\text { FBKDIV }}$ | $\underset{(\mathrm{Bit} 24)}{\mathrm{FBKDIV}[0]}$ |
| Byte 2 | $\begin{aligned} & \text { POST2[3] } \\ & \begin{array}{c} \text { (Bit 23) } \\ \text { Modulus } \end{array} \end{aligned}$ | $\begin{gathered} \text { POST2[2] } \\ \text { (Bit 22) } \\ 1+1(N=0 \text { to } 11) ; \end{gathered}$ | $\begin{aligned} & \text { POST2[1] } \\ & \text { (Bit 21) } \\ & \text { Table } 8 \end{aligned}$ | $\begin{gathered} \text { POST2[0] } \\ \text { (Bit 20) } \end{gathered}$ | $\begin{aligned} & \text { POST1[3] } \\ & \text { (Bit 19) } \end{aligned}$ | $\begin{gathered} \text { POST1[2] } \\ \text { (Bit 18) } \\ \text { Modulu } \end{gathered}$ | $\begin{gathered} \text { POST1[1] } \\ \text { (Bit 17) } \\ +1(N=0 \text { to } 11) ; \end{gathered}$ | $\begin{aligned} & \text { POST1[0] } \\ & \text { (Bit 16) } \\ & \text { able } 8 \end{aligned}$ |
| Byte 1 | $\begin{aligned} & \text { POST3[1] } \\ & \text { (Bit 15) } \\ & \text { Modulus = 1,2,4, } \end{aligned}$ | $\begin{gathered} \text { POST3[0] } \\ \text { (Bit 14) } \\ \text { 8; See Table } 8 \end{gathered}$ | SHUT1 <br> (Bit 13) $0=$ Normal 1 = Powered down | $\begin{aligned} & \text { REFDSRC } \\ & \text { (Bit 12) } \\ & 0=\text { Crystal } \\ & \text { oscillator } \\ & 1=\text { REF pin } \end{aligned}$ | $\underset{\substack{\text { (Bit 11) } \\ 2048}}{\text { REFDIV[11] }}$ | $\underset{\substack{\text { (Bit 10) } \\ 1024}}{\text { REFDIV[ }}$ | $\underset{\substack{(\text { Bit } 9) \\ 512}}{\text { REFDIV[9] }}$ | $\underset{\substack{\text { (Bit 8) } \\ 256}}{\text { REFDIV[8] }}$ |
| Byte 0 | $\underset{\substack{(\text { Bit } 7) \\ 128}}{\text { REFDIV[7] }}$ | $\underset{\substack{\text { (Bit 6) } \\ 64}}{\text { REFDI }}$ | $\underset{\substack{(\text { Bit 5) } \\ 32}}{\text { REFDIV[5] }}$ | $\underset{\substack{(\text { Bit } 4) \\ 16}}{\text { REFDIV[4] }}$ | $\underset{(\underset{8}{(B i t} 3)}{\text { REFDIV[3] }}$ | $\underset{\left(\text { Bit }_{4}\right)}{\text { REFDIV[2] }}$ | $\underset{\left(\begin{array}{c} \text { (Bit 1) } \\ 2 \end{array}\right.}{\text { REFLI] }}$ | $\underset{\substack{(\text { Bit } 0) \\ 1}}{\text { REFDII[0] }}$ |

Table 5: Device Configuration Bits

| Name | Description |
| :---: | :---: |
| REFDSRC | Reference divider source [0] = crystal oscillator / [1] = REF pin |
| FBKDSRC | Feedback divider source [0] = VCO output / [1] = post divider output |
| SHUT1 | Shutdown1 <br> [0] = normal / [1] = powered down |
| SHUT2 | Shutdown2 <br> [0] = normal / [1] = powered down |
| CMOS | CLKP/CLKN output mode <br> [0] = PECL output / [1] CMOS output |

Table 6: Main Loop Tuning Bits

| Name | Description |  |
| :--- | :--- | :--- |
|  | Charge pump current |  |
| CP[1:0] | $[00]$ | $2.0 \mu \mathrm{~A}$ |
|  | $[01]$ | $4.5 \mu \mathrm{~A}$ |
|  | $[10]$ | $11.0 \mu \mathrm{~A}$ |
|  | $[11]$ | $22.5 \mu \mathrm{~A}$ |
|  | Loop filter resistor select |  |
|  | $[00]$ | $400 \mathrm{~K} \Omega$ |
|  | $[01]$ | $133 \mathrm{~K} \Omega$ |
|  | $[10]$ | $30 \mathrm{~K} \Omega$ |
|  | $[11]$ | $12 \mathrm{~K} \Omega$ |
|  | Loop filter capacitor select |  |
|  | $[0]$ | 185 pF |
|  | $[1]$ | 500 pF |
|  |  |  |
|  |  |  |

Table 7: PLL Divider Control Bits

| Name | Description |
| :--- | :--- |
| REFDIV[11:0] | Reference divider $\left(\mathrm{N}_{\mathrm{R}}\right)$ |
| FBKDIV[13:0] | Feedback divider $\left(\mathrm{N}_{\mathrm{R}}\right)$ |

FS714x

Table 8: SYNC Control Bits (FS7145 only)

| Name | Description |
| :--- | :--- |
| SYNCEN | Sync enable |
|  | $[0]=$ disabled $/[1]=$ enabled |
| SYNCPOL | Sync polarity |
|  | $[0]=$ negative edge $/[1]=$ positive edge |

Table 9: Post Divider Control Bits

| Name | Description |  |
| :---: | :---: | :---: |
| POST1[3:0] | Post di |  |
|  | [0000] | 1 |
|  | [0001] | 2 |
|  | [0010] | 3 |
|  | [0011] | 4 |
|  | [0100] | 5 |
|  | [0101] | 6 |
|  | [0110] | 7 |
|  | [0111] | 8 |
|  | [1000] | 9 |
|  | [1001] | 10 |
|  | [1010] | 11 |
|  | [1011] | 12 |
|  | [1100] | Do not use |
|  | [1101] |  |
|  | [1110] |  |
|  | [1111] |  |
| POST2[3:0] | Post di |  |
|  | [0000] | 1 |
|  | [0001] | 2 |
|  | [0010] | 3 |
|  | [0011] | 4 |
|  | [0100] | 5 |
|  | [0101] | 6 |
|  | [0110] | 7 |
|  | [0111] | 8 |
|  | [1000] | 9 |
|  | [1001] | 10 |
|  | [1010] | 11 |
|  | [1011] | 12 |
|  | [1100] | Do not use |
|  | [1101] |  |
|  | [1110] |  |
|  | [1111] |  |
| POST3[1:0] | Post divider \#3 ( $\mathrm{N}_{\mathrm{P} 3}$ ) modulus |  |
|  | [00] | 1 |
|  | [01] | 2 |
|  | [10] | 4 |
|  | [11] | 8 |

### 7.0 Electrical Specifications

Table 10: Absolute Maximum Ratings


Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These conditions represent a stress rating only and functional operation of the device at these or any other conditions above the operational limited noted in this specification is not implied. Exposure to maximum rating conditions for extended conditions may affect device performance, functionality and reliability.

CAUTION: ELECTROSTATIC SENSITIVE DEVICE
Permanent damage resulting in a loss of functionality or performance may occur if this device is subjected to a high-energy electrostatic discharge.

Table 11: Operating Conditions

| Parameter | Symbol | Conditions/Description | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{D D}$ |  | 3.0 | 3.3 | 3.6 | V |
| Ambient operating temperature range | $\mathrm{T}_{\text {A }}$ |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

Table 12: DC Electrical Specifications

| Parameter | Symbol | Conditions/Description | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Overall |  |  |  |  |  |  |
| Supply current, dynamic | $I_{\text {D }}$ | CMOS mode; $\mathrm{F}_{\mathrm{XtaL}}=15 \mathrm{MHz}$; $\mathrm{F}_{\mathrm{vco}}=$ $400 \mathrm{MHz} ; \mathrm{F}_{\text {CLK }}=200 \mathrm{MHz}$; does not include load current |  | 35 |  | mA |
| Supply current, static | $\mathrm{I}_{\mathrm{DDL}}$ | SHUT1, SHUT2 bit both "1" |  | 400 | 700 | $\mu \mathrm{A}$ |
| Serial Communication I/O (SDA, SCL) |  |  |  |  |  |  |
| High-level input voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.8 * V_{\text {DD }}$ |  |  | V |
| Low-level input voltage | $V_{\text {IL }}$ |  |  |  | $0.2 * V_{D D}$ | V |
| Hysteresis voltage | $V_{\text {hys }}$ |  |  | $0.33 * V_{\text {DD }}$ |  | V |
| Input leakage current | 1 | SDA, SCL in read condition | -10 |  | +10 | $\mu \mathrm{A}$ |
| Low-level output sink current (SDA) | IOL | SDA in acknowledge condition; $\mathrm{V}_{\text {SDA }}=0.4 \mathrm{~V}$ | 5 | 14 |  | mA |
| Address Select Input (ADDR0, ADDR1) |  |  |  |  |  |  |
| High-level input voltage | $\mathrm{V}_{\text {IH }}$ |  | $V_{D D}-1.0$ |  |  | V |
| Low-level input voltage | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.8 | V |
| High-level input current (pull-down) | $\mathrm{I}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {ADDRx }}=\mathrm{V}_{\mathrm{DD}}$ |  | 30 |  | $\mu \mathrm{A}$ |
| Low-level input current | $\mathrm{I}_{\text {IL }}$ | $\mathrm{V}_{\text {ADDRx }}=0 \mathrm{~V}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| Reference Frequency Input (REF) $\mathrm{V}^{\text {a }}$ |  |  |  |  |  |  |
| High-level input voltage | $\mathrm{V}_{\text {IH }}$ |  | $V_{D D}-1.0$ |  |  | V |
| Low-level input voltage | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.8 | V |
| High-level input current | $\mathrm{I}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\mathrm{DD}}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| Low-level input current (pull-down) | $\mathrm{I}_{\text {IL }}$ | $V_{\text {REF }}=0 \mathrm{~V}$ |  | -30 |  | $\mu \mathrm{A}$ |
| Sync Control Input (SYNC) |  |  |  |  |  |  |
| High-level input voltage | $\mathrm{V}_{\text {IH }}$ |  | $\mathrm{V}_{\mathrm{DD}}-1.0$ |  |  | V |
| Low-level input voltage | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.8 | V |
| High-level input current | $\mathrm{I}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\mathrm{DD}}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| Low-level input current (pull-down) | IIL | $\mathrm{V}_{\text {REF }}=0 \mathrm{~V}$ |  | -30 |  | $\mu \mathrm{A}$ |
| Crystal Oscillator Input (XIN) |  |  |  |  |  |  |
| Threshold bias voltage | $\mathrm{V}_{\text {TH }}$ |  |  | $\mathrm{V}_{\mathrm{DD}} / 2$ |  | V |
| High-level input current | $\mathrm{I}_{\mathrm{H}}$ | $V_{\text {XIN }}=V_{\text {DD }}$ |  | 40 |  | $\mu \mathrm{A}$ |
| Low-level input current | $I_{\text {IL }}$ | $\mathrm{V}_{\text {XIN }}=\mathrm{GND}$ |  | -40 |  | $\mu \mathrm{A}$ |
| Crystal frequency | $\mathrm{F}_{\mathrm{X}}$ | Fundamental mode |  |  | 35 | MHz |
| Recommended crystal load capacitance* | $\mathrm{C}_{\text {L(xtal })}$ | For best matching with internal crystal oscillator load |  | 16-18 |  | pF |
| Crystal Oscillator Output (XOUT) |  |  |  |  |  |  |
| High-level output source current | $\mathrm{l}_{\mathrm{OH}}$ | $\mathrm{V}_{\text {XOUT }}=0$ |  | -8.5 |  | mA |
| Low-level output sink current | loL | $\mathrm{V}_{\text {XOUT }}=\mathrm{V}_{\mathrm{DD}}$ |  | 11 |  | mA |
| PECL Current Program I/O (IPRG) |  |  |  |  |  |  |
| Low-level input current | $\mathrm{I}_{\text {IL }}$ | $\mathrm{V}_{\text {IPRG }}=0 \mathrm{~V} ; \mathrm{PECL}$ mode | -10 |  | 10 | $\mu \mathrm{A}$ |
| Clock Outputs, CMOS Mode (CLKN, CLKP) |  |  |  |  |  |  |
| High-level output source current | IOH | $\mathrm{V}_{\mathrm{O}}=2.0 \mathrm{~V}$ |  | 19 |  | mA |
| Low-level output sink current | loL | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  | -35 |  | mA |
| Clock Outputs, PECL Mode (CLKN, CLKP) |  |  |  |  |  |  |
| IPRG bias voltage | VIPRG | $V_{\text {IPRg }}$ will be clamped to this level when a resistor is connected from VDD to IPRG |  | $\mathrm{V}_{\mathrm{DD}} / 3$ |  | V |
| IPRG bias current | IIPRG | $\mathrm{I}_{\text {IPRG }}-\left(\mathrm{V}_{\mathrm{VDD}}-\mathrm{V}_{\text {IPRG }}\right) / \mathrm{R}_{\text {SET }}$ |  |  | 3.5 | mA |
| Sink current to IPRG current ratio |  |  |  | 13 |  |  |
| Tristate output current | $\mathrm{I}_{2}$ |  | -10 |  | 10 | $\mu \mathrm{A}$ |

Unless otherwise stated, $\mathrm{VDD}=3.3 \mathrm{~V} \pm 10 \%$, no load on any output, and ambient temperature range $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. Parameters denoted with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits. MIN and MAX characterization data are $\pm 3 \sigma$ from typical. Negative currents indicate flows out of the device.

Table 13: AC Timing Specifications

| Parameter | Symbol | Conditions/Description | Clock <br> (MHz) | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Overall |  |  |  |  |  |  |  |
| Output frequency* | $\mathrm{f}_{\text {( } \text { max })}$ | CMOS outputs PECL outputs |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 300 \end{aligned}$ | MHz |
| VCO frequency* | $\mathrm{f}_{\mathrm{vco}}$ |  |  | 40 |  | 400 | MHz |
| CMOS mode rise time* | $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{C}_{\mathrm{L}}=7 \mathrm{pF}$ |  |  | 1 |  | ns |
| CMOS mode fall time* | $\mathrm{t}_{\mathrm{f}}$ | $\mathrm{C}_{\mathrm{L}}=7 \mathrm{pF}$ |  |  | 1 |  | ns |
| PECL mode rise time* | $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{C}_{\mathrm{L}}=7 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=65$ ohm |  |  | 1 |  | ns |
| PECL mode fall time* | $\mathrm{t}_{\mathrm{f}}$ | $\mathrm{C}_{\mathrm{L}}=7 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=65$ ohm |  |  | 1 |  | ns |
| Reference Frequency Input (REF) |  |  |  |  |  |  |  |
| Input frequency | $\mathrm{F}_{\text {REF }}$ |  |  |  |  | 80 | MHz |
| Reference high time | $\mathrm{t}_{\text {REHF }}$ |  |  | 3 |  |  | ns |
| Reference low time | $t_{\text {REFL }}$ |  |  | 3 |  |  | ns |
| Sync Control Input (SYNC) |  |  |  |  |  |  |  |
| Sync high time | $\mathrm{t}_{\text {SYNCH }}$ | For orderly CLK stop/start |  | 3 |  |  | TCLK |
| Sync low time | $\mathrm{t}_{\text {SYNCL }}$ | For orderly CLK stop/start |  | 3 |  |  | $\mathrm{T}_{\text {CLK }}$ |
| Clock Output (CLKP, CLKN) |  |  |  |  |  |  |  |
| Duty cycle (CMOS mode)* |  | Measured at 1.4V |  |  | 50 |  | \% |
| Duty cycle (PECL mode)* |  |  |  |  | 50 |  | \% |
| Jitter, long term ( $\left.\sigma_{\mathrm{y}}(\tau)\right)^{*}$ | $t_{j(L T)}$ | For valid programming solutions. Long-term (or cumulative) jitter specified is RMS position error of any edge compared with an ideal clock generated from the same reference frequency. It is measured with a time interval analyzer using a 500 microsecond window, using statistics gathered over 1000 samples. |  |  |  |  | ps |
|  |  | FREF/NREF $>1000 \mathrm{kHz}$ |  |  | 25 |  | ps |
|  |  | FREF/NREF $\sim=500 \mathrm{kHz}$ |  |  | 50 |  | ps |
|  |  | FREF/NREF $\sim=250 \mathrm{kHz}$ |  |  | 100 |  | ps |
|  |  | FREF/NREF $\sim=125 \mathrm{kHz}$ |  |  | 190 |  | ps |
|  |  | FREF/NREF $\sim=62.5 \mathrm{kHz}$ |  |  | 240 |  | ps |
|  |  | FREF/NREF ~= 31.5 kHz |  |  | 300 |  | ps |
| Jitter, period (peak-peak)* | $\mathrm{t}_{\mathrm{j}(\mathrm{P})}$ | $40 \mathrm{MHz}<\mathrm{VCO}$ frequency $<100 \mathrm{MHz}$ |  |  | 75 |  | ps |
|  |  | VCO frequency $>100 \mathrm{MHz}$ |  |  | 50 |  | ps |

Unless otherwise stated, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$, no load on any output, and ambient temperature range $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. Parameters denoted with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits. MIN and MAX characterization data are $\pm 3 \sigma$ from typical.

Table 14: Serial Interface Timing Specifications

| Parameter | Symbol | Conditions/Description | Fast Mode |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| Clock frequency | $\mathrm{f}_{\text {SCL }}$ | SCL | 0 | 400 | kHz |
| Bus free time between STOP and START | $\mathrm{t}_{\text {BUF }}$ |  | 1300 |  | ns |
| Set-up time, START (repeated) | $\mathrm{T}_{\text {su:STA }}$ |  | 600 |  | ns |
| Hold time, START | thd: STA |  | 600 |  | ns |
| Set-up time, data input | $\mathrm{T}_{\text {su:DAT }}$ | SDA | 100 |  | ns |
| Hold time, data input | $t_{\text {hd: DAT }}$ | SDA | 0 |  | ns |
| Output data valid from clock | $t_{\text {AA }}$ |  |  | 900 | ns |
| Rise time, data and clock | $t_{R}$ | SDA, SCL |  | 300 | ns |
| Fall time, data and clock | $t_{\text {F }}$ | SDA, SCL |  | 300 | ns |
| High time, clock | $\mathrm{t}_{\mathrm{HI}}$ | SCL | 600 |  | ns |
| Low time, clock | $\mathrm{t}_{\mathrm{L}}$ | SCL | 1300 |  | ns |
| Set-up time, STOP | $\mathrm{T}_{\text {su:Sto }}$ |  | 600 |  | ns |

Unless otherwise stated, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$, no load on any output, and ambient temperature range $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. Parameters denoted with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits. MIN and MAX characterization data are $\pm 3 \sigma$ from typical.

FS714x

SCL


Figure 8: Bus Timing Data


Figure 9: Data Transfer Sequence

### 8.0 Package Information for 'Green' and 'Non-Green'

Table 15: 16-pin SOIC (0.150") Package Dimensions

|  | Inches <br> Min. |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Max. | Min. <br> Millimeters | Max. |  |  |
| A | 0.061 | 0.068 | 1.55 | 1.73 |
| A1 | 0.004 | 0.0098 | 0.102 | 0.249 |
| A2 | 0.055 | 0.061 | 1.40 | 1.55 |
| B | 0.013 | 0.019 | 0.33 | 0.49 |
| C | 0.0075 | 0.0098 | 0.191 | 0.249 |
| D | 0.386 | 0.393 | 9.80 | 9.98 |
| E | 0.150 | 0.157 | 3.81 | 3.99 |
| e | 0.050 | BSC | 1.27 | BSC |
| H | 0.230 | 0.244 | 5.84 | 6.20 |
| h | 0.010 | 0.016 | 0.25 | 0.41 |
| L | 0.016 | 0.035 | 0.41 | 0.89 |
| $\Theta$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |



Table 16: 16-pin SOIC (0.150") Package Characteristics

| Parameter | Symbol | Conditions/Description | Typ. | Units |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Thermal impedance, junction to free-air | $\Theta_{J A}$ | Air flow = Oft./min. | 108 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead inductance, self | $\mathrm{L}_{11}$ | Corner lead | 2.5 | nH |

Table 17: 16-pin 5.3 mm (0.209") SSOP Package Dimensions

|  | Inches |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. <br> Millimeters | Max. |
| A | 0.068 | 0.078 | 1.73 | 1.99 |
| A1 | 0.002 | 0.008 | 0.05 | 0.21 |
| A2 | 0.066 | 0.070 | 1.68 | 1.78 |
| B | 0.010 | 0.015 | 0.25 | 0.38 |
| C | 0.005 | 0.008 | 0.13 | 0.20 |
| D | 0.239 | 0.249 | 6.07 | 6.33 |
| E | 0.205 | 0.212 | 5.20 | 5.38 |
| e | 0.0256 | BSC | 0.65 | BSC |
| H | 0.301 | 0.311 | 7.65 | 7.90 |
| L | 0.022 | 0.037 | 0.55 | 0.95 |
| $\Theta$ | 0 | 8 | 0 | 8 |



Table 18: 16-pin 5.3 mm (0.208") SSOP Package Characteristics

| Parameter | Symbol | Conditions/Description | Typ. | Units |
| :---: | :---: | :---: | :---: | :---: |
| Thermal impedance, junction to free-air | $\Theta_{\text {JA }}$ | Air flows = 0ft./min | 90 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead inductance, self | $\mathrm{L}_{11}$ | Corner lead | 2.3 | nH |
|  |  | Center lead | 1 | nH |

### 9.0 Ordering Information

| Part Number | Package | Shipping Configuration | Temperature Range |
| :---: | :---: | :---: | :---: |
| FS7145-01-XTD | 16-pin (0.150") SOIC | Tube/Tray | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ (commercial) |
| FS7145-01-XTP | 16-pin (0.150") SOIC | Tape \& Reel | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ (commercial) |
| FS7140-02G-XTD | 16-pin ( 5.3 mm ) SSOP <br> 'Green' or lead-free packaging | Tube/Tray | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ (commercial) |
| FS7140-02G-XTP | 16 -pin ( 5.3 mm ) SSOP 'Green' or lead-free packaging | Tape \& Reel | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ (commercial) |
| FS7140-01G-XTD | 16-pin ( 0.150 ") SOIC 'Green' or lead-free packaging | Tube/Tray | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ (commercial) |
| FS7140-01G-XTP | 16-pin (0.150") SOIC <br> 'Green' or lead-free packaging | Tape \& Reel | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ (commercial) |

### 10.0 Revision History

| Revision | Date | Modification |
| :--- | :--- | :--- |
| 3 | February 2006 | Update to new AMIS template; update ordering codes |
| 4 | December 2007 | Update to new ON Semiconductor template |
| 5 | May 2008 | Ule |


#### Abstract

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

