© Freescale Semiconductor, Inc., 2008. All rights reserved.

Freescale Semiconductor Technical Data

MPC8313E PowerQUICC[™] II Pro Processor Hardware Specifications

This document provides an overview of the MPC8313E PowerQUICCTM II Pro processor features, including a block diagram showing the major functional components. The MPC8313E is a cost-effective, low-power, highly integrated host processor that addresses the requirements of several printing and imaging, consumer, and industrial applications, including main CPUs and I/O processors in printing systems, networking switches and line cards, wireless LANs (WLANs), network access servers (NAS), VPN routers, intelligent NIC, and industrial controllers. The MPC8313E extends the PowerQUICCTM family, adding higher CPU performance, additional functionality, and faster interfaces while addressing the requirements related to time-to-market, price, power consumption, and package size.

1 Overview

The MPC8313E incorporates the e300c3 core, which includes 16 Kbytes of L1 instruction and data caches and on-chip memory management units (MMUs). The MPC8313E has interfaces to dual enhanced three-speed 10, 100, 1000 Mbps Ethernet controllers, a DDR1/DDR2 SDRAM memory controller, an enhanced local bus controller, a 32-bit PCI controller, a dedicated security

Contents

1.	Overview
2.	Electrical Characteristics
3.	Power Characteristics 10
4.	Clock Input Timing 12
5.	RESET Initialization 13
6.	DDR and DDR2 SDRAM 14
7.	DUART 21
8.	Ethernet: Three-Speed Ethernet, MII Management . 21
9.	USB
0.	Local Bus 37
11.	JTAG 42
12.	I ² C 45
13.	PCI 47
14.	Timers 49
15.	GPIO 50
6.	IPIC 51
17.	SPI 52
8.	Package and Pin Listings 54
9.	Clocking 68
20.	Thermal
21.	System Design Information 79
22.	Document Revision History 86
2	Ordering Information 88



Overview

engine, a USB 2.0 dual-role controller and an on-chip full-speed PHY, a programmable interrupt controller, dual I²C controllers, a 4-channel DMA controller, and a general-purpose I/O port. A block diagram of the MPC8313E is shown in Figure 1.




Figure 1. MPC8313E Block Diagram

The MPC8313E's security engine (SEC 2.2) allows CPU-intensive cryptographic operations to be offloaded from the main CPU core. The security-processing accelerator provides hardware acceleration for the DES, 3DES, AES, SHA-1, and MD-5 algorithms.

1.1 MPC8313E Features

The following features are supported in the MPC8313E.

- Embedded PowerPCTM e300 processor core; operates at up to 333 MHz.
- High-performance, low-power, and cost-effective host processor
- DDR1/DDR2 memory controller—one 16-/32-bit interface at up to 333 MHz supporting both DDR1 and DDR2
- e300c3 core, built on Power Architecture[™] technology, with 16-Kbyte instruction cache and 16-Kbyte data cache, a floating point unit, and two integer units
- Peripheral interfaces such as 32-bit PCI interface with up to 66-MHz operation, 16-bit enhanced local bus interface with up to 66-MHz operation, and USB 2.0 (full speed) with an on-chip PHY.
- Security engine provides acceleration for control and data plane security protocols
- Power management controller for low-power consumption
- High degree of software compatibility with previous-generation PowerQUICC processor-based designs for backward compatibility and easier software migration

1.2 Serial Interfaces

The following interfaces are supported in the MPC8313E:

• Dual UART, dual I²C, and an SPI interface

1.3 Security Engine

The security engine is optimized to handle all the algorithms associated with IPSec, IEEE Std 802.11iTM, and iSCSI. The security engine contains one crypto-channel, a controller, and a set of crypto execution units (EUs). The execution units are as follows:

- Data encryption standard execution unit (DEU), supporting DES and 3DES
- Advanced encryption standard unit (AESU), supporting AES
- Message digest execution unit (MDEU), supporting MD5, SHA1, SHA-224, SHA-256, and HMAC with any algorithm
- One crypto-channel supporting multi-command descriptor chains

1.4 DDR Memory Controller

The MPC8313E DDR1/DDR2 memory controller includes the following features:

- Single 16- or 32-bit interface supporting both DDR1 and DDR2 SDRAM
- Support for up to 333 MHz
- Support for two physical banks (chip selects), each bank independently addressable
- 64-Mbit to 1-Gbit devices with x8/x16/x32 data ports (no direct x4 support)
- Support for one 16-bit device or two 8-bit devices on a 16-bit bus, OR one 32-bit device or two 16-bit devices on a 32-bit bus
- Support for up to 16 simultaneous open pages
- Supports auto refresh
- On-the-fly power management using CKE
- 1.8-/2.5-V SSTL2 compatible I/O

1.5 PCI Controller

The MPC8313E PCI controller includes the following features:

- PCI specification revision 2.3 compatible
- Single 32-bit data PCI interface operates at up to 66 MHz
- PCI 3.3-V compatible (not 5-V compatible)
- Support for host and agent modes
- On-chip arbitration, supporting three external masters on PCI
- Selectable hardware-enforced coherency

1.6 USB Dual-Role Controller

The MPC8313E USB controller includes the following features:

- Supports USB on-the-go mode, which includes both device and host functionality, when using an external ULPI (UTMI + low-pin interface) PHY
- Compatible with USB Specification, Rev. 2.0
- Supports operation as a stand-alone USB device
 - Supports one upstream facing port
 - Supports three programmable USB endpoints
- Supports operation as a stand-alone USB host controller
 - Supports USB root hub with one downstream-facing port
 - Enhanced host controller interface (EHCI) compatible
- Supports full-speed (12 Mbps), and low-speed (1.5 Mbps) operation. Low-speed operation is supported only in host mode.
- Supports UTMI + low pin interface (ULPI) or on-chip USB 2.0 full-speed PHY

1.7 Dual Enhanced Three-Speed Ethernet Controllers (eTSECs)

The MPC8313E eTSECs include the following features:

- Two RGMII/SGMII/MII/RMII/RTBI interfaces
- Two controllers designed to comply with IEEE Std 802.3TM, 802.3uTM, 802.3xTM, 802.3zTM, 802.3auTM, and 802.3abTM
- Support for Wake-on-Magic Packet[™], a method to bring the device from standby to full operating mode
- MII management interface for external PHY control and status
- Three-speed support (10/100/1000 Mbps)
- On-chip high-speed serial interface to external SGMII PHY interface
- Support for IEEE Std 1588TM
- Support for two full-duplex FIFO interface modes
- Multiple PHY interface configuration
- TCP/IP acceleration and QoS features available
- IP v4 and IP v6 header recognition on receive
- IP v4 header checksum verification and generation
- TCP and UDP checksum verification and generation
- Per-packet configurable acceleration
- Recognition of VLAN, stacked (queue in queue) VLAN, IEEE Std 802.2TM, PPPoE session, MPLS stacks, and ESP/AH IP-security headers
- Transmission from up to eight physical queues.
- Reception to up to eight physical queues

- Full- and half-duplex Ethernet support (1000 Mbps supports only full-duplex):
 - IEEE 802.3 full-duplex flow control (automatic PAUSE frame generation or software-programmed PAUSE frame generation and recognition)
 - Programmable maximum frame length supports jumbo frames (up to 9.6 Kbytes) and IEEE 802.1 virtual local area network (VLAN) tags and priority
 - VLAN insertion and deletion
 - Per-frame VLAN control word or default VLAN for each eTSEC
 - Extracted VLAN control word passed to software separately
 - Retransmission following a collision
 - CRC generation and verification of inbound/outbound packets
 - Programmable Ethernet preamble insertion and extraction of up to 7 bytes
- MAC address recognition:
 - Exact match on primary and virtual 48-bit unicast addresses
 - VRRP and HSRP support for seamless router fail-over
 - Up to 16 exact-match MAC addresses supported
 - Broadcast address (accept/reject)
 - Hash table match on up to 512 multicast addresses
 - Promiscuous mode
- Buffer descriptors backward compatible with MPC8260 and MPC860T 10/100 Ethernet programming models
- RMON statistics support
- 10-Kbyte internal transmit and 2-Kbyte receive FIFOs
- MII management interface for control and status

1.8 Programmable Interrupt Controller (PIC)

The programmable interrupt controller (PIC) implements the necessary functions to provide a flexible solution for general-purpose interrupt control. The PIC programming model supports 5 external and 34 internal discrete interrupt sources. Interrupts can also be redirected to an external interrupt controller.

1.9 Power Management Controller (PMC)

The MPC8313E power management controller includes the following features:

- Provides power management when the device is used in both host and agent modes
- Supports PCI Power Management 1.2 D0, D1, D2, D3hot, and D3cold states
- On-chip split power supply controlled through external power switch for minimum standby power
- Support for PME generation in PCI agent mode, PME detection in PCI host mode
- Supports wake-up from Ethernet (magic packet), USB, GPIO, and PCI (PME input as host)

1.10 Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) allows the MPC8313E to exchange data between other PowerQUICC family chips, Ethernet PHYs for configuration, and peripheral devices such as EEPROMs, real-time clocks, A/D converters, and ISDN devices.

The SPI is a full-duplex, synchronous, character-oriented channel that supports a four-wire interface (receive, transmit, clock, and slave select). The SPI block consists of transmitter and receiver sections, an independent baud-rate generator, and a control unit.

1.11 DMA Controller, Dual I²C, DUART, Local Bus Controller, and Timers

The MPC8313E provides an integrated four-channel DMA controller with the following features:

- Allows chaining (both extended and direct) through local memory-mapped chain descriptors (accessible by local masters)
- Supports misaligned transfers

There are two I²C controllers. These synchronous, multi-master buses can be connected to additional devices for expansion and system development.

The DUART supports full-duplex operation and is compatible with the PC16450 and PC16550 programming models. 16-byte FIFOs are supported for both the transmitter and the receiver.

The MPC8313E local bus controller (LBC) port allows connections with a wide variety of external DSPs and ASICs. Three separate state machines share the same external pins and can be programmed separately to access different types of devices. The general-purpose chip select machine (GPCM) controls accesses to asynchronous devices using a simple handshake protocol. The three user programmable machines (UPMs) can be programmed to interface to synchronous devices or custom ASIC interfaces. Each chip select can be configured so that the associated chip interface can be controlled by the GPCM or UPM controller. The FCM provides a glueless interface to parallel-bus NAND Flash E2PROM devices. The FCM contains three basic configuration register groups—BR*n*, OR*n*, and FMR. Both may exist in the same system. The local bus can operate at up to 66 MHz.

The MPC8313E system timers include the following features: periodic interrupt timer, real time clock, software watchdog timer, and two general-purpose timer blocks.

2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8313E. The MPC8313E is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

2.1 **Overall DC Electrical Characteristics**

This section covers the ratings, conditions, and other characteristics.

2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

Table	1. Abs	solute	Maximum	Ratings ¹
IUDIC	1. 78	Jonate	Muximum	nutings

	Characteristic	Symbol	Max Value	Unit	Notes
Core supply vo	Itage	V _{DD}	-0.3 to 1.26	V	—
PLL supply vol	tage	AV _{DD}	-0.3 to 1.26	V	_
Core power su	pply for SerDes transceivers	XCOREVDD	-0.3 to 1.26	V	_
Pad power sup	ply for SerDes transceivers	XPADVDD	-0.3 to 1.26	V	_
DDR and DDR	2 DRAM I/O voltage	GV _{DD}	-0.3 to 2.75 -0.3 to 1.98	V	-
PCI, local bus, I I ² C, and JTAG	DUART, system control and power management, I/O voltage	NV _{DD} /LV _{DD}	-0.3 to 3.6	V	_
eTSEC, USB		LV _{DDA} /LV _{DDB}	-0.3 to 3.6	V	—
Input voltage	DDR DRAM signals	MV _{IN}	–0.3 to (GV _{DD} + 0.3)	V	2, 5
	DDR DRAM reference	MV _{REF}	–0.3 to (GV _{DD} + 0.3)	V	2, 5
	Enhanced Three-speed Ethernet signals	LVIN	-0.3 to (LV _{DDA} + 0.3) or -0.3 to (LV _{DDB} + 0.3)	V	4, 5
	Local bus, DUART, SYS_CLK_IN, system control, and power management, I ² C, and JTAG signals	OV _{IN}	–0.3 to (NV _{DD} + 0.3)	V	3, 5
	PCI	OV _{IN}	-0.3 to (NV _{DD} + 0.3)	V	6
Storage tempe	rature range	T _{STG}	–55 to 150	°C	—

Notes:

- 1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- Caution: MV_{IN} must not exceed GV_{DD} by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 3. Caution: OV_{IN} must not exceed NV_{DD} by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 4. Caution: LV_{IN} must not exceed LV_{DDA}/LV_{DDB} by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 5. $(L,M,O)V_{IN}$ and MV_{REF} may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.
- 6. OV_{IN} on the PCI interface may overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in Figure 3.

2.1.2 Power Supply Voltage Specification

Table 2 provides the recommended operating conditions for the MPC8313E. Note that the values in Table 2 are the recommended and tested operating conditions. If a particular block is given a voltage falling within the range in the Recommended Value column, the MPC8313E is capable of delivering the amount of current listed in the Current Requirement column; this is the maximum current possible. Proper device operation outside of these conditions is not guaranteed.

Characteristic	Symbol	Recommended Value ¹	Unit	Current Requirement
Core supply voltage	V _{DD}	1.0 V ± 50 mV	V	469 mA
Internal core logic constant power	V _{DDC}	1.0 V ± 50 mV	V	377 mA
SerDes internal digital power	XCOREVDD	1.0	V	170 mA
SerDes internal digital ground	XCOREVSS	0.0	V	—
SerDes I/O digital power	XPADVDD	1.0	V	10 mA
SerDes I/O digital ground	XPADVSS	0.0	V	—
SerDes analog power for PLL	SDAVDD	1.0 V ± 50 mV	V	10 mA
SerDes analog ground for PLL	SDAVSS	0.0	V	_
Dedicated 3.3 V analog power for USB PLL	USB_PLL_PWR3	3.3 V ± 300 mV	V	2–3 mA
Dedicated 1.0 V analog power for USB PLL	USB_PLL_PWR1	1.0 V ± 50 mV	V	2–3 mA
Dedicated analog ground for USB PLL	USB_PLL_GND	0.0	V	_
Dedicated USB power for USB Bias circuit	USB_VDDA_BIAS	3.3 V ± 300 mV	V	4–5 mA
Dedicated USB ground for USB Bias circuit	USB_VSSA_BIAS	0.0	V	—
Dedicated power for USB Transceiver	USB_VDDA	3.3 V ± 300 mV	V	75 mA
Dedicated ground for USB transceiver	USB_VSSA	0.0	V	—
Analog power for e300 core APLL	AV _{DD1}	1.0 V ± 50 mV	V	2–3 mA
Analog power for system APLL	AV _{DD2}	1.0 V ± 50 mV	V	2–3 mA
DDR1 DRAM I/O voltage (333 MHz, 32-bit operation)	GV _{DD}	2.5 V ± 125 mV	V	131 mA
DDR2 DRAM I/O voltage (333 MHz, 32-bit operation)	GV _{DD}	1.8 V ± 80 mV	V	140 mA
Differential reference voltage for DDR controller	MV _{REF}	1/2 DDR Supply (0.49 \times GV _{DD} to 0.51 \times GV _{DD})	V	_
Standard I/O voltage	NV _{DD}	$3.3 \text{ V} \pm 300 \text{ mV}^2$	V	74 mA
eTSEC2 IO supply	LV _{DDA}	2.5 V ± 125 mV/3.3 V ± 300 mV	V	22 mA
eTSEC1/USB DR IO supply	LV _{DDB}	2.5 V ± 125 mV/3.3 V ± 300 mV	V	44 mA
Supply for eLBC IOs	LV _{DD}	3.3 V ± 300 mV	V	16 mA
Analog and digital ground	VSS	0.0	V	—
Junction temperature	Т _Ј	0 to 105	°C	_

Table 2. Recommended Operating Conditions

¹ GVDD, NV_{DD}, AVDD, and VDD must track each other and must vary in the same direction—either in the positive or negative direction.

 2 $\,$ Some GPIO pins may operate from a 2.5-V supply when configured for other functions.

2.1.3 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Driver Type	Output Impedance (Ω)	Supply Voltage
Local bus interface utilities signals	42	NV _{DD} = 3.3 V
PCI signals	25	
DDR signal	18	GV _{DD} = 2.5 V
DDR2 signal	18	GV _{DD} = 1.8 V
DUART, system control, I ² C, JTAG,SPI	42	NV _{DD} = 3.3 V
GPIO signals	42	NV _{DD} = 3.3 V
eTSEC signals	42	LV_{DDA} , $LV_{DDB} = 2.5/3.3 V$
USB Signals	42	LV _{DDB} = 2.5/3.3 V

Table 3. Output Drive Capability

2.2 Power Sequencing

The MPC8313E does not require the core supply voltage (V_{DD} and V_{DDC}) and IO supply voltages (GV_{DD} , LV_{DD} , and OV_{DD}) to be applied in any particular order. Note that during power ramp-up, before the power supplies are stable and if the I/O voltages are supplied before the core voltage, there might be a period of time that all input and output pins are actively driven and cause contention and excessive current. In order to avoid actively driving the I/O pins and to eliminate excessive current draw, apply the core voltage (V_{DD} and V_{DDC}) before the I/O voltage (GV_{DD} , LV_{DD} , and OV_{DD}) and assert PORESET before the power supplies fully ramp up. In the case where the core voltage is applied first, the core voltage supply must rise to 90% of its nominal value before the I/O supplies reach 0.7 V; see Figure 2. Once both the power supplies (I/O voltage and core voltage) are stable, wait for a minimum of 32 clock cycles before negating PORESET.

Note that there is no specific power down sequence requirement for the MPC8313E. I/O voltage supplies $(GV_{DD}, LV_{DD}, and OV_{DD})$ do not have any ordering requirements with respect to one another.




Figure 2. Power-Up Sequencing Example

3 Power Characteristics

The estimated typical power dissipation, not including I/O supply power, for this family of MPC8313E devices is shown in Table 4, and Table 5 shows the estimated typical I/O power dissipation.

Table 4. MPC8313E Power Dissipation¹

Core Frequency (MHz)	CSB Frequency (MHz)	Typical ^{2, 3}	Maximum ^{4, 3}	Unit
333	167	820	1020	mW

¹ The values do not include I/O supply power or AV_{dd} but do include core, USB PLL, and a portion of SerDes digital power (not including XCOREVDD, XPADVDD, or SDAVDD, which all have dedicated power supplies for the SerDes PHY).

² Typical power is based on a voltage of V_{dd} = 1.05 V and an artificial smoker test running at room temperature.

³ These are preliminary estimates.

⁴ Maximum power is based on a voltage of V_{dd} = 1.05 V, a junction temperature of T_j = 105° C, and an artificial smoker test.

Table 5 describes a typical scenario where blocks with the stated percentage of utilization and impedances consume the amount of power described.

Interface	Parameter	GV _{DD} (1.8 V)	GV _{DD} (2.5 V)	NV _{DD} (3.3 V)	LV _{DDA} /LV _{DDB} (3.3 V)	LV _{DDA} /LV _{DDB} (2.5 V)	LV _{DD} (3.3 V)	Unit	Comments
DDR 1, 60% utilzation,	333 MHz, 32 bits	_	0.355	—	_	_	_	W	—
50% read/write Rs = 22 Ω Rt = 50 Ω single pair of clock Capacitive Load: Data = 8pF, Control Address = 8pF, Clock = 8pF	266 MHz, 32 bits	_	0.323		_	_	-	W	_
DDR 2, 60%	333 MHz, 32 bits	0.266	_	_	_	_	_	W	—
utilization, 50% read/write Rs = 22Ω Rt = 75Ω single pair of clock Capacitive Load: Data = $8pF$, Control Address = $8pF$, Clock = $8pF$	266 MHz, 32 bits	0.246				_		W	
PCI I/O load = 50pF	33 MHz	_	—	0.120	_			W	_
	66 MHz	—	—	0.249	—	_	_	W	—
Local bus I/O	66 MHz	—	—	—	—	_	0.056	W	—
load = 20pF	50 MHz	—	—	—	_	_	0.040	W	—
TSEC I/O load = 20pF	MII, 25 MHz	—	—	—	0.008	_		W	Multiple by
	RGMII, 125 MHz	_	—	—	0.078	0.044	_	W	number of interface used
USBDR controller load = 20pF	60 MHz	_	_	_	0.078	_	_	W	—
Other I/O	_	_	_	0.015	_			W	_

Table 5. MPC8313E Typical I/O Power Dissipation

Clock Input Timing

Table 6 shows the estimated core power dissipation of the MPC8313E while transitioning into the D3warm low power state.

Table 6. MPC8313E Low Power Modes Power Dissipation ¹,

333-MHz core, 167-MHz CSB ²	Maximum ³	Unit
D3 warm	400	mW

¹ All interfaces are enabled. For further power savings, disable the clocks to unused blocks.

² The interfaces are run at the following frequencies: DDR: 167 MHz, eLBC 167 MHz, PCI 33 MHz, eTSEC1 and 2: 167 MHz, SEC: 167 MHz, USB: 167 MHz. See the SCCR register for more information.

 3 Maximum power is based on a voltage of 1.05 V and a junction temperature of 105° C.

4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the MPC8313E.

4.1 DC Electrical Characteristics

Table 7 provides the system clock input (SYS_CLK_IN/PCI_SYNC_IN) DC timing specifications for the MPC8313E.

Parameter Condition		Symbol	Min	Мах	Unit
Input high voltage	—	V _{IH}	2.7	NV _{DD} + 0.3	V
Input low voltage	—	V _{IL}	-0.3	0.4	V
SYS_CLK_IN Input current	$0 V \leq V_{IN} \leq NV_{DD}$	I _{IN}	_	±10	μA
PCI_SYNC_IN Input current	$\begin{array}{l} 0 \ V \leq V_{IN} \; \leq \; 0.5 \ V \\ or \\ NV_{DD} - \; 0.5 \ V \leq V_{IN} \; \leq NV_{DD} \end{array} \end{array} \label{eq:VDD}$	I _{IN}	_	±10	μΑ
PCI_SYNC_IN Input current	$0.5 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{NV}_{\text{DD}} - 0.5 \text{ V}$	I _{IN}	—	±50	μA

Table 7. SYS_CLK_IN DC Electrical Characteristics

4.2 AC Electrical Characteristics

The primary clock source for the MPC8313E can be one of two inputs, SYS_CLK_IN or PCI_CLK, depending on whether the device is configured in PCI host or PCI agent mode. Table 8 provides the system clock input (SYS_CLK_IN/PCI_CLK) AC timing specifications for the MPC8313E.

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
SYS_CLK_IN/PCI_CLK frequency	^f sys_clk_in	24	—	66.67	MHz	1
SYS_CLK_IN/PCI_CLK cycle time	^t sys_clk_in	15	—		ns	—

 Table 8. SYS_CLK_IN AC Timing Specifications

SYS_CLK_IN/PCI_CLK rise and fall time	t _{KH} , t _{KL}	0.6	0.8	1.2	ns	2
SYS_CLK_IN/PCI_CLK duty cycle	t _{KHK} /t _{SYS_CLK_IN}	40	_	60	%	3
SYS_CLK_IN/PCI_CLK jitter	—	_		±150	ps	4, 5

Table 8. SYS_CLK_IN AC Timing Specifications (continued)

Notes:

- 1. Caution: The system, core, security block must not exceed their respective maximum or minimum operating frequencies.
- 2. Rise and fall times for SYS_CLK_IN/PCI_CLK are measured at 0.4 V and 2.7 V.
- 3. Timing is guaranteed by design and characterization.
- 4. This represents the total input jitter—short term and long term—and is guaranteed by design.
- 5. The SYS_CLK_IN/PCI_CLK driver's closed loop jitter bandwidth should be < 500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track SYS_CLK_IN drivers with the specified jitter.

5 **RESET Initialization**

This section describes the DC and AC electrical specifications for the reset initialization timing and electrical requirements of the MPC8313E.

5.1 **RESET DC Electrical Characteristics**

Table 9 provides the DC electrical characteristics for the RESET pins.

Table 9. RESET Pins DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Max	Unit
Input high voltage	V _{IH}	—	2.1	NV _{DD} + 0.3	V
Input low voltage	V _{IL}	_	-0.3	0.8	V
Input current	I _{IN}	$0 \ V \leq \ V_{IN} \ \leq \ NV_{DD}$		±5	μA
Output high voltage	V _{OH}	I _{OH} = -8.0 mA	2.4	—	V
Output low voltage	V _{OL}	I _{OL} = 8.0 mA	_	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA		0.4	V

5.2 **RESET AC Electrical Characteristics**

Table 10 provides the reset initialization AC timing specifications.

Table 10. RESET Initialization Timing Specifications

Parameter/Condition		Мах	Unit	Notes
Required assertion time of HRESET or SRESET (input) to activate reset flow	32	—	t _{PCI_SYNC_IN}	1
Required assertion time of PORESET with stable clock and power applied to SYS_CLK_IN when the device is in PCI host mode	32	—	t _{SYS_CLK_IN}	2
Required assertion time of PORESET with stable clock and power applied to PCI_SYNC_IN when the device is in PCI agent mode	32	_	t _{PCI_SYNC_IN}	1

DDR and DDR2 SDRAM

HRESET/ SRESET assertion (output)	512	_	t _{PCI_SYNC_IN}	1
HRESET negation to SRESET negation (output)	16	_	t _{PCI_SYNC_IN}	1
Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:3] and CFG_SYS_CLK_IN_DIV) with respect to negation of PORESET when the device is in PCI host mode	4	_	t _{SYS_CLK_IN}	2
Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of PORESET when the device is in PCI agent mode	4	—	tpci_sync_in	1
Input hold time for POR configuration signals with respect to negation of HRESET	0	_	ns	_
Time for the device to turn off POR configuration signals with respect to the assertion of HRESET	_	4	ns	3
Time for the device to turn on POR configuration signals with respect to the negation of $\overrightarrow{\text{HRESET}}$	1	—	t _{PCI_SYNC_IN}	1, 3

Table 10. RESET Initialization Timing Specifications (continued)

Notes:

1. t_{PCI_SYNC_IN} is the clock period of the input clock applied to PCI_SYNC_IN. When the device is In PCI host mode the primary clock is applied to the SYS_CLK_IN input, and PCI_SYNC_IN period depends on the value of CFG_CLKIN_DIV.

2. t_{SYS_CLK_IN} is the clock period of the input clock applied to SYS_CLK_IN. It is only valid when the device is in PCI host mode.

3. POR configuration signals consists of CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV.

Table 11 provides the PLL lock times.

Table 11. PLL Lock Times

Parameter/Condition	Min	Мах	Unit	Notes
PLL lock times		100	μs	

6 DDR and DDR2 SDRAM

This section describes the DC and AC electrical specifications for the DDR SDRAM interface. Note that DDR SDRAM is $GV_{DD}(typ) = 2.5 \text{ V}$ and DDR2 SDRAM is $GV_{DD}(typ) = 1.8 \text{ V}$.

6.1 DDR and DDR2 SDRAM DC Electrical Characteristics

Table 12 provides the recommended operating conditions for the DDR2 SDRAM component(s) when $GV_{DD}(typ) = 1.8 \text{ V}.$

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
I/O supply voltage	GV _{DD}	1.7	1.9	V	1
I/O reference voltage	MV _{REF}	$0.49 imes GV_{DD}$	$0.51 imes GV_{DD}$	V	2
I/O termination voltage	V _{TT}	MV _{REF} – 0.04	MV _{REF} + 0.04	V	3
Input high voltage	V _{IH}	MV _{REF} + 0.125	GV _{DD} + 0.3	V	—

Input low voltage	V _{IL}	-0.3	MV _{REF} - 0.125	V	—
Output leakage current	I _{OZ}	-9.9	9.9	μA	4
Output high current (V _{OUT} = 1.420 V)	I _{OH}	-13.4	—	mA	_
Output low current (V _{OUT} = 0.280 V)	I _{OL}	13.4	—	mA	—

Table 12. DDR2 SDRAM DC Electrical Characteristics for GV_{DD}(typ) = 1.8 V

Notes:

1. GV_{DD} is expected to be within 50 mV of the DRAM GV_{DD} at all times.

2. MV_{REF} is expected to be equal to $0.5 \times GV_{DD}$, and to track GV_{DD} DC variations as measured at the receiver. Peak-to-peak noise on MV_{REF} may not exceed ±2% of the DC value.

3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MV_{REF}. This rail should track variations in the DC level of MV_{REF}.

4. Output leakage is measured with all outputs disabled, 0 V \leq V_{OUT} \leq GV_{DD}.

Table 13 provides the DDR2 capacitance when $GV_{DD}(typ) = 1.8$ V.

Table 13. DDR2 SDRAM Capacitance for GV_{DD}(typ)=1.8 V

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
Input/output capacitance: DQ, DQS, DQS	C _{IO}	6	8	pF	1
Delta input/output capacitance: DQ, DQS, DQS	C _{DIO}	_	0.5	pF	1

Note:

1. This parameter is sampled. $GV_{DD} = 1.8 \text{ V} \pm 0.090 \text{ V}$, f = 1 MHz, T_A = 25°C, V_{OUT} = $GV_{DD}/2$, V_{OUT} (peak-to-peak) = 0.2 V.

Table 14 provides the recommended operating conditions for the DDR SDRAM component(s) when $GV_{DD}(typ) = 2.5 \text{ V}.$

Table 14. DDR SDRAM DC Electrical Characteristics for GV_{DD} (typ) = 2.5 V

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
I/O supply voltage	GV _{DD}	2.3	2.7	V	1
I/O reference voltage	MV _{REF}	$0.49 imes GV_{DD}$	$0.51 imes GV_{DD}$	V	2
I/O termination voltage	V _{TT}	MV _{REF} – 0.04	MV _{REF} + 0.04	V	3
Input high voltage	V _{IH}	MV _{REF} + 0.15	GV _{DD} + 0.3	V	—
Input low voltage	V _{IL}	-0.3	MV _{REF} – 0.15	V	_
Output leakage current	I _{OZ}	-9.9	-9.9	μA	4
Output high current (V _{OUT} = 1.95 V)	I _{ОН}	-16.2	—	mA	—
Output low current (V _{OUT} = 0.35 V)	I _{OL}	16.2	—	mA	—

Notes:

1. GV_{DD} is expected to be within 50 mV of the DRAM GV_{DD} at all times.

 MV_{REF} is expected to be equal to 0.5 × GV_{DD}, and to track GV_{DD} DC variations as measured at the receiver. Peak-to-peak noise on MV_{REF} may not exceed ±2% of the DC value.

3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MV_{REF}. This rail should track variations in the DC level of MV_{REF}.

4. Output leakage is measured with all outputs disabled, 0 V \leq V_{OUT} \leq GV_{DD}.

DDR and DDR2 SDRAM

Table 15 provides the DDR capacitance when GV_{DD} (typ)=2.5 V.

Table 15. DDR SDRAM Capacitance for GV_{DD} (typ) = 2.5 V

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/output capacitance: DQ, DQS	C _{IO}	6	8	pF	1
Delta input/output capacitance: DQ, DQS	C _{DIO}	_	0.5	pF	1

Note:

1. This parameter is sampled. $GV_{DD} = 2.5 V \pm 0.125 V$, f = 1 MHz, T_A = 25°C, $V_{OUT} = GV_{DD}/2$, V_{OUT} (peak-to-peak) = 0.2 V.

Table 16 provides the current draw characteristics for MV_{REF}.

Table 16. Current Draw Characteristics for MV_{REF}

Parameter / Condition	Symbol	Min	Max	Unit	Note
Current draw for MV _{REF}	I _{MVREF}	—	500	μA	1

1. The voltage regulator for MV_{REF} must be able to supply up to 500 μA current.

6.2 DDR and DDR2 SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR SDRAM interface.

6.2.1 DDR and DDR2 SDRAM Input AC Timing Specifications

Table 17 provides the input AC timing specifications for the DDR2 SDRAM when GV_{DD}(typ)=1.8 V.

Table 17. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface

At recommended operating conditions with GV_{DD} of 1.8 ±5%

Parameter	Symbol	Min	Мах	Unit	Notes
AC input low voltage	V _{IL}	—	MV _{REF} – 0.25	V	—
AC input high voltage	V _{IH}	MV _{REF} + 0.25	—	V	_

Table 18 provides the input AC timing specifications for the DDR SDRAM when GV_{DD}(typ)=2.5 V.

Table 18. DDR SDRAM Input AC Timing Specifications for 2.5-V Interface

At recommended operating conditions with GV_{DD} of 2.5 ±5%.

Parameter	Symbol	Min	Мах	Unit	Notes
AC input low voltage	V _{IL}	—	MV _{REF} – 0.31	V	_
AC input high voltage	V _{IH}	MV _{REF} + 0.31	—	V	_

Table 19 provides the input AC timing specifications for the DDR2 SDRAM interface.

Table 19. DDR and DDR2 SDRAM Input AC Timing Specifications

At recommended operating conditions. with GV_{DD} of 2.5 $\pm 5\%$

Parameter	Symbol	Min	Мах	Unit	Notes
Controller Skew for MDQS—MDQ	t _{CISKEW}	_	_	ps	1, 2
333 MHz	_	-750	750	_	_
266 MHz	_	-750	750	_	

Note:

1. t_{CISKEW} represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that is captured with MDQS[n]. This should be subtracted from the total timing budget.

 The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t_{DISKEW}. This can be determined by the following equation: t_{DISKEW} = +/-(T/4 – abs(t_{CISKEW})) where T is the clock period and abs(t_{CISKEW}) is the absolute value of t_{CISKEW}.

Figure 3 illustrates the DDR input timing diagram showing the t_{DISKEW} timing parameter.




Figure 3. DDR Input Timing Diagram

6.2.2 DDR and DDR2 SDRAM Output AC Timing Specifications

Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications

At recommended operating conditions.

Parameter	Symbol ¹	Min	Max	Unit	Notes
MCK[n] cycle time, MCK[n]/MCK[n] crossing	t _{MCK}	6	10	ns	2
ADDR/CMD output setup with respect to MCK	t _{DDKHAS}			ns	3
333 MHz		2.1	_		
266 MHz		2.5	_		
ADDR/CMD output hold with respect to MCK	t _{DDKHAX}			ns	3
333 MHz		2.40	_		
266 MHz		3.15	—		
$\overline{\text{MCS}}[n]$ output setup with respect to MCK	t _{DDKHCS}			ns	3
333 MHz		2.40	—		
266 MHz		3.15	—		
MCS[n] output hold with respect to MCK	t _{DDKHCX}			ns	3
333 MHz		2.40	—		
266 MHz		3.15	—		
MCK to MDQS Skew	t _{DDKHMH}	-0.6	0.6	ns	4
MDQ//MDM output setup with respect to MDQS	t _{DDKHDS,} t _{DDKLDS}			ps	5
333 MHz		800	_		
266 MHz		900	—		
MDQ//MDM output hold with respect to MDQS	t _{DDKHDX,} t _{DDKLDX}			ps	5
333 MHz		900	—		
266 MHz		1100	—		

Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications (continued)

At recommended operating conditions.

Parameter	Symbol ¹	Min	Мах	Unit	Notes
MDQS preamble start	t _{DDKHMP}	$-0.5\times t_{MCK}-0.6$	$-0.5\times t_{MCK}+0.6$	ns	6
MDQS epilogue end	t _{DDKHME}	-0.6	0.6	ns	6

Note:

- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t_{DDKHAS} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t_{DDKLDX} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
 </sub>
- 2. All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ//MDM/MDQS.
- 4. Note that t_{DDKHMH} follows the symbol conventions described in note 1. For example, t_{DDKHMH} describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t_{DDKHMH} can be modified through control of the DQSS override bits in the TIMING_CFG_2 register. This is typically set to the same delay as the clock adjust in the CLK_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the MPC8313E PowerQUICC™ II Pro Host Processor Reference Manual for a description and understanding of the timing modifications enabled by use of these bits.
- 5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eve at the pins of the microprocessor.
- 6. All outputs are referenced to the rising edge of MCK[n] at the pins of the microprocessor. Note that t_{DDKHMP} follows the symbol conventions described in note 1.

NOTE

For the ADDR/CMD setup and hold specifications in Table 20, it is assumed that the clock control register is set to adjust the memory clocks by 1/2 applied cycle.

Figure 4 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t_{DDKHMH}).




Figure 4. Timing Diagram for t_{DDKHMH}

DDR and DDR2 SDRAM

Figure 5 shows the DDR and DDR2 SDRAM output timing diagram.




Figure 5. DDR and DDR2 SDRAM Output Timing Diagram

Figure 6 provides the AC test load for the DDR bus.




Figure 6. DDR AC Test Load

7 DUART

This section describes the DC and AC electrical specifications for the DUART interface.

7.1 DUART DC Electrical Characteristics

Table 21 provides the DC electrical characteristics for the DUART interface.

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V _{IH}	2.0	NV _{DD} + 0.3	V
Low-level input voltage NVDD	V _{IL}	-0.3	0.8	V
High-level output voltage, $I_{OH} = -100 \ \mu A$	V _{OH}	NV _{DD} – 0.2	—	V
Low-level output voltage, $I_{OL} = 100 \ \mu A$	V _{OL}	—	0.2	V
Input current (0 V \leq V _{IN} \leq NV _{DD})	I _{IN}	—	± 5	μA

Table 21. DUART DC Electrical Characteristics

7.2 DUART AC Electrical Specifications

Table 22 provides the AC timing parameters for the DUART interface.

Table 22. DUART AC Timing Specifications

Parameter	Value	Unit	Notes
Minimum baud rate	256	baud	—
Maximum baud rate	> 1,000,000	baud	1
Oversample rate	16	_	2

Notes:

1. Actual attainable baud rate is limited by the latency of interrupt processing.

 The middle of a start bit is detected as the 8th sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16th sample.

8 Ethernet: Three-Speed Ethernet, MII Management

This section provides the AC and DC electrical characteristics for three-speed, 10/100/1000, and MII management.

8.1 Enhanced Three-Speed Ethernet Controller (eTSEC) (10/100/1000 Mbps)—MII/RMII/RGMII/SGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to all the media independent interface (MII), reduced gigabit media independent interface (RGMII), serial gigabit media independent interface (SGMII), and reduced ten-bit interface (RTBI) signals except management data input/output (MDIO) and management data clock (MDC). The MII interface is defined for 3.3 V, while the RMII, RGMII, SGMII, and RTBI

Ethernet: Three-Speed Ethernet, MII Management

interfaces can be operated at 3.3 V or 2.5 V. The RGMII and RTBI interfaces follow the Hewlett-Packard reduced pin-count interface for Gigabit Ethernet Physical Layer Device Specification Version 1.2a (9/22/2000). The electrical characteristics for MDIO and MDC are specified in Section 8.4, "Ethernet Management Interface Electrical Characteristics."

8.1.1 **TSEC DC Electrical Characteristics**

All RGMII, SGMII, RMII, and RTBI drivers and receivers comply with the DC parametric attributes specified in Table 23 and Table 24. The potential applied to the input of a MII, RGMII, SGMII, or RTBI receiver may exceed the potential of the receiver's power supply (that is, a RGMII driver powered from a 3.6-V supply driving V_{OH} into a RGMII receiver powered from a 2.5-V supply). Tolerance for dissimilar RGMII driver and receiver supply potentials is implicit in these specifications. The RGMII and RTBI signals are based on a 2.5-V CMOS interface voltage as defined by JEDEC EIA/JESD8-5.

Parameter	Symbol	Co	onditions	Min	Мах	Unit
Supply voltage 3.3 V	LV _{DDA} /LV _{DDB}		—	2.97	3.63	V
Output high voltage	V _{OH}	l _{OH} = -4.0 mA	LV _{DDA} or LV _{DDB} = Min	2.40	LV _{DDA} + 0.3 or LV _{DDB} + 0.3	V
Output low voltage	V _{OL}	I _{OL} = 4.0 mA	LV_{DDA} or $LV_{DDB} = Min$	VSS	0.50	V
Input high voltage	V _{IH}	—	—	2.0	LV _{DDA} + 0.3 or LV _{DDB} + 0.3	V
Input low voltage	V _{IL}	_	—	-0.3	0.90	V
Input high current	I _{IH}	$V_{IN}^{1} = LV_{DDA} \text{ or } LV_{DDB}$		_	40	μA
Input low current	IIL	VII	N ¹ = VSS	-600	_	μA

Table 23. MII/RGMII/RTBI (When Operating at 3.3V) DC Electrical Characteristics

Note:

1. The symbol V_{IN} , in this case, represents the LV_{IN} symbol referenced in Table 1 and Table 2.

Parameters	Symbol	Conditions		Min	Мах	Unit
Supply voltage 2.5 V	LV _{DDA} /LV _{DDB}		_	2.37	2.63	V
Output high voltage	V _{OH}	I _{OH} = -1.0 mA	LV_{DDA} or $LV_{DDB} = Min$	2.00	LV _{DDA} + 0.3 or LV _{DDB} + 0.3	V
Output low voltage	V _{OL}	I _{OL} = 1.0 mA	LV_{DDA} or $LV_{DDB} = Min$	VSS – 0.3	0.40	V
Input high voltage	V _{IH}		LV_{DDA} or $LV_{DDB} = Min$	1.7	LV _{DDA} + 0.3 or LV _{DDB} + 0.3	V
Input low voltage	V _{IL}	_	LV_{DDA} or $LV_{DDB} = Min$	-0.3	0.70	V
Input high current	I _{IH}	$V_{IN}^{1} = LV_{DDA} \text{ or } LV_{DDB}$		—	10	μA
Input low current	Ι _{ΙL}	V	IN ¹ = VSS	-15	—	μA

Table 24. RGMII/RTBI (When Operating at 2.5 V) DC Electrical Characteristics

Note:

1. Note that the symbol V_{IN} , in this case, represents the LV_{IN} symbol referenced in Table 1 and Table 2.

8.2 MII, RGMII, SGMII, and RTBI AC Timing Specifications

The AC timing specifications for MII, RMII, RGMII, SGMII, and RTBI are presented in this section.

8.2.1 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

8.2.1.1 MII Transmit AC Timing Specifications

Table 25 provides the MII transmit AC timing specifications.

Table 25. MII Transmit AC Timing Specifications

At recommended operating conditions with LV_{DDA}/LV_{DDB} /NV_{DD} of 3.3 V ± 10%.

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit
TX_CLK clock period 10 Mbps	t _{MTX}	_	400	_	ns
TX_CLK clock period 100 Mbps	t _{MTX}	_	40	_	ns
TX_CLK duty cycle	t _{MTXH/} t _{MTX}	35	—	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t _{MTKHDX}	1	5	15	ns

Ethernet: Three-Speed Ethernet, MII Management

Table 25. MII Transmit AC Timing Specifications (continued)

At recommended operating conditions with LV_DDA/LV_DDB /NV_DD of 3.3 V \pm 10%.

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit
TX_CLK data clock rise V _{IL} (min) to V _{IH} (max)	t _{MTXR}	1.0	_	4.0	ns
TX_CLK data clock fall $V_{IH}(max)$ to $V_{IL}(min)$	t _{MTXF}	1.0	_	4.0	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{MTKHDX} symbolizes MII transmit timing (MT) for the time t_{MTX} clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t_{MTX} represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}

Figure 7 shows the MII transmit AC timing diagram.




Figure 7. MII Transmit AC Timing Diagram

8.2.1.2 MII Receive AC Timing Specifications

Table 26 provides the MII receive AC timing specifications.

Table 26. MII Receive AC Timing Specifications

At recommended operating conditions with LV_{DDA}/LV_{DDB} /NV_{DD} of 3.3 V \pm 10%.

Parameter/Condition	Symbol ¹	Min	Тур	Мах	Unit
RX_CLK clock period 10 Mbps	t _{MRX}	_	400	_	ns
RX_CLK clock period 100 Mbps	t _{MRX}	_	40	_	ns
RX_CLK duty cycle	t _{MRXH} /t _{MRX}	35	—	65	%
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK	t _{MRDVKH}	10.0	—	_	ns
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	t _{MRDXKH}	10.0	_	_	ns

Table 26. MII Receive AC Timing Specifications (continued)

At recommended operating conditions with LV_{DDA}/LV_{DDB} /NV_{DD} of 3.3 V ± 10%.

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit
RX_CLK clock rise V _{IL} (min) to V _{IH} (max)	t _{MRXR}	1.0	_	4.0	ns
RX_CLK clock fall time $V_{IH}(max)$ to $V_{IL}(min)$	t _{MRXF}	1.0		4.0	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{MRDVKH} symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MRX} clock reference (K) going to the high (H) state or setup time. Also, t_{MRDXKL} symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{MRX} clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{MRX} represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}

Figure 8 provides the AC test load for TSEC.




Figure 8. TSEC AC Test Load

Figure 9 shows the MII receive AC timing diagram.




Figure 9. MII Receive AC Timing Diagram RMII AC Timing Specifications

8.2.1.3 RMII Transmit AC Timing Specifications

This section describes the RMII transmit and receive AC timing specifications.

Table 27 provides the RMII transmit AC timing specifications.

Table 27. RMII Transmit AC Timing Specifications

At recommended operating conditions with NV_{DD} of 3.3 V \pm 10%.

Parameter/Condition	Symbol ¹	Min	Typical	Max	Unit
REF_CLK clock	t _{RMX}	_	20	_	ns
REF_CLK duty cycle	t _{RMXH/} t _{RMX}	35	—	65	%
REF_CLK to RMII data TXD[1:0], TX_EN delay	t _{RMTKHDX}	2	—	10	ns
REF_CLK data clock rise $V_{IL}(min)$ to $V_{IH}(max)$	t _{RMXR}	1.0	—	4.0	ns
REF_CLK data clock fall $V_{IH}(max)$ to $V_{IL}(min)$	t _{RMXF}	1.0	—	4.0	ns

Note:

 The symbols used for timing specifications herein follow the pattern of t_{(first three letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{RMTKHDX} symbolizes RMII transmit timing (RMT) for the time t_{RMX} clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t_{RMX} represents the RMII(RM) reference (X) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 10 shows the RMII transmit AC timing diagram.




Figure 10. RMII Transmit AC Timing Diagram

8.2.1.4 RMII Receive AC Timing Specifications

Table 28 provides the RMII receive AC timing specifications.

Table 28. RMII Receive AC Timing Specifications

At recommended operating conditions with NV_{DD} of 3.3 V \pm 10%.

Parameter/Condition	Symbol ¹	Min	Typical	Max	Unit
REF_CLK clock period	t _{RMX}	—	20	_	ns
REF_CLK duty cycle	t _{RMXH} /t _{RMX}	35	—	65	%
RXD[1:0], CRS_DV, RX_ER setup time to REF_CLK	t _{RMRDVKH}	4.0	—	_	ns
RXD[1:0], CRS_DV, RX_ER hold time to REF_CLK	t _{rmrdxkh}	2.0		_	ns

Table 28. RMII Receive AC Timing Specifications (continued)

At recommended operating conditions with NV_{DD} of 3.3 V \pm 10%.

Parameter/Condition	Symbol ¹	Min	Typical	Max	Unit
REF_CLK clock rise V _{IL} (min) to V _{IH} (max)	t _{RMXR}	1.0	_	4.0	ns
REF_CLK clock fall time V _{IH} (max) to V _{IL} (min)	t _{RMXF}	1.0	—	4.0	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t_{(first three letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{RMRDVKH} symbolizes RMII receive timing (RMR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{RMX} clock reference (K) going to the high (H) state or setup time. Also, t_{RMRDXKL} symbolizes RMII receive timing (RMR) with respect to the time data input signals (D) went invalid (X) relative to the t_{RMX} clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{RMX} represents the RMII (RM) reference (X) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 11 provides the AC test load.




Figure 11. AC Test Load

Figure 12 shows the RMII receive AC timing diagram.




Figure 12. RMII Receive AC Timing Diagram

8.2.2 **RGMII and RTBI AC Timing Specifications**

Table 29 presents the RGMII and RTBI AC timing specifications.

Table 29. RGMII and RTBI AC Timing Specifications

At recommended operating conditions with LV_{DDA}/LV_{DDB} of 2.5 V ± 5%.

Parameter/Condition	Symbol ¹	Min	Тур	Мах	Unit
Data to clock output skew (at transmitter)	t _{SKRGT}	-0.5	_	0.5	ns
Data to clock input skew (at receiver) ²	t _{SKRGT}	1.0	_	2.8	ns
Clock cycle duration ³	t _{RGT}	7.2	8.0	8.8	ns

Ethernet: Three-Speed Ethernet, MII Management

Table 29. RGMII and RTBI AC Timing Specifications (continued)

At recommended operating conditions with LV_DDA/LV_DDB of 2.5 V \pm 5%.


Duty cycle for 1000Base-T ^{4, 5}	t _{RGTH} /t _{RGT}	45	50	55	%
Duty cycle for 10BASE-T and 100BASE-TX 3, 5	t _{RGTH} /t _{RGT}	40	50	60	%
Rise time (20%–80%)	t _{RGTR}	—	—	0.75	ns
Fall time (20%-80%)	t _{RGTF}	—	—	0.75	ns
GTX_CLK125 reference clock period	t _{G12} 6	—	8.0	—	ns
GTX_CLK125 reference clock duty cycle	t _{G125H} /t _{G125}	47	—	53	%

Notes:

 Note that, in general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t_{RGT} represents the RTBI (T) receive (RX) clock. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).


- 2. This implies that PC board design requires clocks to be routed such that an additional trace delay of greater than 1.5 ns is added to the associated clock signal.
- 3. For 10 and 100 Mbps, t_{RGT} scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.
- 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t_{RGT} of the lowest speed transitioned between.
- 5. Duty cycle reference is $LV_{DDA}/2$ or $LV_{DDB}/2$.
- 6. This symbol is used to represent the external GTX_CLK125 and does not follow the original symbol naming convention.

Figure 13 shows the RGMII and RTBI AC timing and multiplexing diagrams.



8.3 eTSEC IEEE 1588 AC Specifications

Figure 14 provides the data and command output timing diagram.



¹ The output delay is count starting rising edge if $t_{T1588CLKOUT}$ is non-inverting. Otherwise, it is count starting falling edge.

Figure 14. eTSEC IEEE 1588 Output AC Timing

Figure 15 provides the data and command input timing diagram.




Figure 15. eTSEC IEEE 1588 Input AC Timing

The IEEE 1588 AC timing specifications are in Table 30.

Table 30. eTSEC IEEE 1588 AC Timing Specifications

At recommended operating conditions with L/TV_{DD} of 3.3 V \pm 5%.

Parameter/Condition	Symbol	Min	Тур	Max	Unit	Note]
TSEC_1588_CLK clock period	t _{T1588CLK}	3.8		$T_{RX_CLK} \times 9$	ns	1, 3	1
TSEC_1588_CLK duty cycle	t _{T1588CLKH} /t _{T1588CLK}	40	50	60	%	—	
TSEC_1588_CLK peak-to-peak jitter	t _{T1588CLKINJ}	_	_	250	ps	—]
Rise time eTSEC_1588_CLK (20%-80%)	t _{T1588CLKINR}	1.0	_	2.0	ns	—]
Fall time eTSEC_1588_CLK (80%-20%)	t _{T1588} CLKINF	1.0	_	2.0	ns	—	
TSEC_1588_CLK_OUT clock period	t _{T1588} CLKOUT	2*t _{T1588CLK}			ns	—]

MPC8313E PowerQUICC[™] II Pro Processor Hardware Specifications, Rev. 1

I

Table 30. eTSEC IEEE 1588 AC Timing Specifications (continued)

At recommended operating conditions with L/TV_{DD} of 3.3 V \pm 5%.

Parameter/Condition	Symbol	Min	Тур	Мах	Unit	Note
TSEC_1588_CLK_OUT duty cycle	t _{T1588} CLKOTH ^{/t} T1588CLKOUT	30	50	70	%	_
TSEC_1588_PULSE_OUT	t _{T15880V}	0.5		3.0	ns	—
TSEC_1588_TRIG_IN pulse width	t _{T1588} TRIGH	2*t _{T1588CLK_MAX}		—	ns	2

Note:

1.T_{RX_CLK} is the max clock period of eTSEC receiving clock selected by TMR_CTRL[CKSEL]. See the *MPC8313E PowerQUICC™ II Pro Integrated Processor Reference Manual* for a description of TMR_CTRL registers.

2. It need to be at least two times of clock period of clock selected by TMR_CTRL[CKSEL]. See the MPC8313E PowerQUICC™ II Pro Integrated Processor Reference Manual for a description of TMR_CTRL registers.

3. The maximum value of t_{T1588CLK} is not only defined by the value of T_{RX_CLK}, but also defined by the recovered clock. For example, for 10/100/1000 Mbps modes, the maximum value of t_{T1588CLK} is 3600, 280, and 56 ns, respectively.

8.4 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for MII, RMII, RGMII, SGMII, and RTBI are specified in Section 8.1, "Enhanced Three-Speed Ethernet Controller (eTSEC) (10/100/1000 Mbps)—MII/RMII/RGMII/SGMII/RTBI Electrical Characteristics."

8.4.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 2.5 V or 3.3 V. Table 31 and Table 32 provide the DC electrical characteristics for MDIO and MDC.

Parameter	Symbol	Conditions		Symbol Conditions Min		Min	Max	Unit
Supply voltage (2.5 V)	NV _{DDA} /NV _{DDB}		_	2.37	2.63	V		
Output high voltage	V _{OH}	I _{OH} = -1.0 mA	NV_{DDA} or $NV_{DDB} = Min$	2.00	NV _{DDA} + 0.3 or NV _{DDB} + 0.3	V		
Output low voltage	V _{OL}	I _{OL} = 1.0 mA	NV_{DDA} or $NV_{DDB} = Min$	VSS – 0.3	0.40	V		
Input high voltage	V _{IH}	—	NV_{DDA} or $NV_{DDB} = Min$	1.7	_	V		
Input low voltage	V _{IL}	_	NV_{DDA} or $NV_{DDB} = Min$	-0.3	0.70	V		
Input high current	I _{IH}	$V_{IN}^{1} = NV_{DDA} \text{ or } NV_{DDB}$		—	10	μA		
Input low current	Ι _{IL}	$V_{IN} = N$	V _{DDA} or NV _{DDB}	-15	_	μA		

 Table 31. MII Management DC Electrical Characteristics When Powered at 2.5 V

Note:

1. Note that the symbol V_{IN} , in this case, represents the LV_{IN} symbol referenced in Table 1 and Table 2.

Parameter	Symbol	Cond	Min	Мах	Unit	
Supply voltage (3.3 V)	NV _{DDA} /NV _{DDB}	_	2.97	3.63	V	
Output high voltage	V _{OH}	$I_{OH} = -1.0 \text{ mA}$ $NV_{DDA} \text{ or } NV_{DDB} = Min$		2.10	NV _{DDA} + 0.3 or NV _{DDB} + 0.3	V
Output low voltage	V _{OL}	l _{OL} = 1.0 mA	LV_{DDA} or $LV_{DDB} = Min$	VSS	0.50	V
Input high voltage	V _{IH}	-	-	2.0	_	V
Input low voltage	V _{IL}	-	-	_	0.80	V
Input high current	Ι _{ΙΗ}	NV_{DDA} or $NV_{DDB} = Max$ $V_{IN}^{1} = 2.1 V$			40	μA
Input low current	IIL	NV_{DDA} or $NV_{DDB} = Max$ $V_{IN} = 0.5 V$		-600	_	μA

Table 32. MII Management DC Electrical Characteristics When Powered at 3.3 V

Note:

1. Note that the symbol V_{IN}, in this case, represents the LV_{IN} symbol referenced in Table 1 and Table 2.

8.4.2 MII Management AC Electrical Specifications

Table 33 provides the MII management AC timing specifications.

Table 33. MII Management AC Timing Specifications

At recommended operating conditions with LV _{DDA}/LV _{DDB} is 3.3 V \pm 10% or 2.5 V \pm 5%

Parameter/Condition	Symbol ¹	Min	Тур	Мах	Unit	Notes
MDC frequency	f _{MDC}	—	2.5	—	MHz	2
MDC period	t _{MDC}	—	400	—	ns	_
MDC clock pulse width high	t _{MDCH}	32	—	—	ns	—
MDC to MDIO delay	t _{MDKHDX}	10	—	170	ns	—
MDIO to MDC setup time	t _{MDDVKH}	5	—	—	ns	—
MDIO to MDC hold time	t _{MDDXKH}	0	—	—	ns	—
MDC rise time	t _{MDCR}	—	—	10	ns	—
MDC fall time	t _{MDHF}	—	—	10	ns	_

Notes:

1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{MDKHDX} symbolizes management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}

Ethernet: Three-Speed Ethernet, MII Management

Figure 16 shows the MII management AC timing diagram.




Figure 16. MII Management Interface Timing Diagram

8.4.3 SGMII DC Electrical Characteristics

The SGMII Solution in the MPC8313 is designed for use in a 4-wire, AC-Coupled SGMII link. Table 34 and Table 35 describe the SGMII AC-Coupled DC electrical characteristics. Transmitter characteristics are measured at the transmitter outputs, SD_TX and SD_TX_B, as depicted in Figure 17.

Parameter	Symbol	Min	Мах	Unit	Notes
Output high voltage	V _{OH}	—	0.7*XPADVDD ¹	mV	
Output low voltage	V _{OL}	0.3*XPADVDD	—	mV	Does not align to DC-coupled SGMII
Output ringing	V _{RING}	—	10	%	—
Output differential voltage	IV _{OD} I	(XPADVDD/2)/1.7	(XPADVDD/2)/1.3	mV	—
Output offset voltage	V _{OS}	(XPADVDD/2) – 50 mV	(XPADVDD/2) + 50 mV	mV	Does not align to DC-coupled SGMII
Output impedance (single ended)	R _O	40	60	Ω	_
Mismatch in a pair	ΔR_{O}	—	10	%	_
Change in V _{OD} between "0" and "1"	$\Delta V_{OD} $	—	25	mV	_
Change in V _{OS} between "0" and "1"	ΔV_{OS}	—	25	mV	_
Output current on short to GND	I _{SA} , I _{SB}	—	40	mA	—

Table 34. DC Transmitter Electrical Characteristics

¹ XPADVDDrefers to the SGMII transmitter output supply voltage.




Figure 17. Transmitter Reference Circuit



Parameter	Symbol	Min	Max	Unit	Notes
DC input voltage range	_	—	—		Input must be externally ac-coupled.
Input differential voltage	Vrx_diffpp	100	1200	mV	Peak to peak input differential voltage.
Loss of signal threshold	VI _{os}	30	100	mV	—
Input AC common mode voltage	Vcm_acpp	—	100	mV	Peak to peak ac common mode voltage.
Receiver differential input impedance	Zrx_diff	80	120	Ω	—
Receiver common mode input impedance	Zrx_cm	20	35	Ω	—
Common mode input voltage	Vcm	xcorevss	xcorevss	V	On-chip termination to xcorevss.

8.4.3.1 SGMII Transmit AC Timing Specifications

Table 36 provides the SGMII transmit AC timing targets. A source synchronous clock is not provided.

Table 36. SGMII Transmit AC Timing Specifications

Parameter	Symbol	Min	Max	Unit	Notes
Deterministic Jitter	J _D	—	0.17	UI p-p	—
Total Jitter	J _T	—	0.35	UI p-p	—
Unit Interval	UI	800	800	ps	+/- 100ppm
V _{OD} fall time (80%–20%)	t _{fall}	50	120	ps	—
V _{OD} rise time (20%–80%)	t _{rise}	50	120	ps	—

Source synchronous clock is not supported

8.4.3.2 SGMII Receive AC Timing Specifications

Table 37 provides the SGMII transmit AC timing targets. A source synchronous clock is not supported.

Parameter	Symbol	Min	Max	Unit	Notes
Deterministic Jitter Tolerance	J _D	0.37	—	UI p-p	Measured at receiver
Combined Deterministic and Random Jitter Tolerance	J _{DR}	0.55	_	UI p-p	Measured at receiver
Sinusoidal Jitter Tolerance	Jsin	0.1	_	UI p-p	Measured at receiver
Total Jitter Tolerance	J _T	0.65	_	UI p-p	Measured at receiver
Bit Error Ratio	BER	—	10 ⁻¹²		—
Unit Interval	UI	800	800	ps	+/- 100ppm




Figure 18. Receive Input Compliance Mask

Time (UI)

9 USB

9.1 USB Dual-Role Controllers

This section provides the AC and DC electrical specifications for the USB interface.

9.1.1 USB DC Electrical Characteristics

Table 38 provides the DC electrical characteristics for the USB interface.

 Table 38. USB DC Electrical Characteristics

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V _{IH}	2.0	LV _{DDB} + 0.3	V
Low-level input voltage	V _{IL}	-0.3	0.8	V
Input current	I _{IN}	—	±5	μA
High-level output voltage, $I_{OH} = -100 \ \mu A$	V _{OH}	LV _{DDB} – 0.2	_	V
Low-level output voltage, $I_{OL} = 100 \ \mu A$	V _{OL}	—	0.2	V

9.1.2 USB AC Electrical Specifications

Table 39 describes the general timing parameters of the USB interface.

Table 39. USB General Timing Parameters (ULPI Mode Only)

Parameter	Symbol ¹	Min	Мах	Unit	Notes
USB clock cycle time	t _{USCK}	15	_	ns	—
Input setup to USB clock - all inputs	t _{USIVKH}	4	—	ns	—
input hold to USB clock - all inputs	t _{USIXKH}	1	—	ns	—
USB clock to output valid - all outputs	t _{USKHOV}	—	7	ns	—
Output hold from USB clock - all outputs	t _{USKHOX}	2	—	ns	—

Note:

1. The symbols used for timing specifications herein follow the pattern of t_{(First two letters of functional block)(signal)(state) (reference)(state) for inputs and t_(First two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{USIXKH} symbolizes USB timing (USB) for the input (I) to go invalid (X) with respect to the time the USB clock reference (K) goes high (H). Also, t_{USKHOX} symbolizes us timing (USB) for the USB clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.}

Figure 19 and Figure 20 provide the AC test load and signals for the USB, respectively.




Figure 19. USB AC Test Load

USB




Figure 20. USB Signals

9.2 On-Chip USB PHY

This section describes the DC and AC electrical specifications for the on-chip USB PHY of the MPC8313E. See chapter 7 in the USB Specifications Rev 2.0 for more information.

Table 40 provides the USB clock input (USB_CLK_IN) DC timing specifications.

Table 40. USB_CLK_IN DC Electrical Cha	aracteristics	•
--	---------------	---

Parameter	Symbol	Min	Max	Unit
Input high voltage	V _{IH}	2.7	NV _{DD} + 0.3	V
Input low voltage	V _{IL}	-0.3	0.4	V

Table 41 provides the USB clock input (USB_CLK_IN) AC timing specifications.

Table 41. USB_CLK	IN AC Timing Specifications
-------------------	-----------------------------

Parameter/Condition	Conditions	Symbol	Min	Typical	Max	Unit
Frequency range	_	f _{USB_CLK_IN}	_	24		MHz
Clock frequency tolerance	_	t _{CLK_TOL}	-0.05	0	0.05	%
Reference clock duty cycle	Measured at 1.6 V	t _{CLK_DUTY}	40	50	60	%
Total input jitter/Time interval error	Peak to peak value measured with a second order high-pass filter of 500 kHz bandwidth	t _{CLK_PJ}			200	ps

10 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface.

10.1 Local Bus DC Electrical Characteristics

Table 42 provides the DC electrical characteristics for the local bus interface.

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V _{IH}	2	LV _{DD} + 0.3	V
Low-level input voltage	V _{IL}	-0.3	0.8	V
Input current, $(V_{IN}^{1} = 0 V \text{ or } V_{IN} = LV_{DD})$	I _{IN}	_	±5	μA
High-level output voltage, ($LV_{DD} = min$, $I_{OH} = -2 mA$)	V _{OH}	LV _{DD} – 0.2	—	V
Low-level output voltage, ($LV_{DD} = min$, $I_{OH} = 2 mA$)	V _{OL}	—	0.2	V

Table 42. Local Bus DC Electrical Characteristics at 3.3 V

10.2 Local Bus AC Electrical Specifications

Table 43 describes the general timing parameters of the local bus interface.

Table 43.	Local Bus	General	Timing	Parameters
-----------	-----------	---------	--------	------------

Parameter	Symbol ¹	Min	Max	Unit	Notes
Local bus cycle time	t _{LBK}	15	_	ns	2
Input setup to local bus clock	t _{LBIVKH}	7	_	ns	3, 4
Input hold from local bus clock	t _{LBIXKH}	1.0	_	ns	3, 4
LALE output fall to LAD output transition (LATCH hold time)	t _{LBOTOT1}	1.5	_	ns	5
LALE output fall to LAD output transition (LATCH hold time)	t _{LBOTOT2}	3		ns	6
LALE output fall to LAD output transition (LATCH hold time)	t _{LBOTOT3}	2.5		ns	7
LALE output rise to LCLK negative edge	t _{LALEHOV}	—	3.0	ns	—
LALE output fall to LCLK negative edge	t _{LALETOT1}	-1.5	_	ns	5
LALE output fall to LCLK negative edge	t _{LALETOT2}	-5.0	_	ns	6
LALE output fall to LCLK negative edge	t _{LALETOT3}	-4.5		ns	7

Table 43. Local Bus Genera	I Timing Parameters	(continued)
----------------------------	---------------------	-------------

Parameter	Symbol ¹	Min	Max	Unit	Notes
Local bus clock to output valid	t _{LBKHOV}	_	3	ns	3
Local bus clock to output high impedance for LAD	t _{LBKHOZ}		4	ns	8

Notes:

- The symbols used for timing specifications herein follow the pattern of t<sub>(First two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(First two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{LBIXKH1} symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one(1).
 </sub></sub>
- 2. All timings are in reference to falling edge of LCLK0 (for all outputs and for LGTA and LUPWAIT inputs) or rising edge of LCLK0 (for all other inputs).
- 3. All signals are measured from NV_{DD}/2 of the rising/falling edge of LCLK0 to $0.4 \times NV_{DD}$ of the signal in question for 3.3-V signaling levels.

4. Input timings are measured at the pin.

- 5.t_{LBOTOT1} and t_{LALETOT1} should be used when RCWH[LALE] is not set and the load on LALE output pin is at least 10pF less than the load on LAD output pins.
- 6.t_{LBOTOT2} and t_{LALETOT2} should be used when RCWH[LALE] is set and the load on LALE output pin is at least 10pF less than the load on LAD output pins.
- 7.t_{LBOTOT3} and t_{LALETOT3} should be used when RCWH[LALE] is set and the load on LALE output pin equals to the load on LAD output pins.
- 8. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

Figure 21 provides the AC test load for the local bus.




Figure 21. Local Bus AC Test Load

Figure 22 through Figure 25 show the local bus signals.




Figure 22. Local Bus Signals, Non-Special Signals Only

Local Bus




Figure 23. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2




Figure 24. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4




Figure 25. Local Bus Signals, LALE with Respect to LCLK

11 JTAG

JTAG

This section describes the DC and AC electrical specifications for the IEEE Std 1149.1TM (JTAG) interface.

11.1 JTAG DC Electrical Characteristics

Table 44 provides the DC electrical characteristics for the IEEE 1149.1 (JTAG) interface.

Characteristic	Symbol	Condition	Min	Max	Unit
Input high voltage	V _{IH}	_	2.1	NV _{DD} + 0.3	V
Input low voltage	V _{IL}	—	-0.3	0.8	V
Input current	I _{IN}	—		±5	μA
Output high voltage	V _{OH}	l _{OH} = -8.0 mA	2.4	_	V
Output low voltage	V _{OL}	l _{OL} = 8.0 mA	—	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	_	0.4	V

Table 44. JTAG Interface DC Electrical Characteristics

11.2 JTAG AC Timing Specifications

This section describes the AC electrical specifications for the IEEE Std. 1149.1 (JTAG) interface.

Table 45 provides the JTAG AC timing specifications as defined in Figure 27 through Figure 30.

Table 45. JTAG AC Timing Specifications (Independent of SYS_CLK_IN)¹

At recommended operating conditions (see Table 2).

Parameter	Symbol ²	Min	Мах	Unit	Notes
JTAG external clock frequency of operation	f _{JTG}	0	33.3	MHz	_
JTAG external clock cycle time	t _{JTG}	30	_	ns	_
JTAG external clock pulse width measured at 1.4 V	t _{JTKHKL}	15	_	ns	_
JTAG external clock rise and fall times	t _{JTGR} & t _{JTGF}	0	2	ns	_
TRST assert time	t _{TRST}	25	_	ns	3
Input setup times: Boundary-scan data TMS, TDI	^t jtdvkh ^t jtivkh	4 4		ns	4
Input hold times: Boundary-scan data TMS, TDI	t _{JTDXKH} t _{JTIXKH}	10 10	_	ns	4
Valid times: Boundary-scan data TDO	^t jtkldv ^t jtklov	2 2	11 11	ns	5

Table 45. JTAG AC Timing Specifications (Independent of SYS_CLK_IN)¹ (continued)

At recommended operating conditions (see Table 2).

Parameter	Symbol ²	Min	Мах	Unit	Notes
Output hold times: Boundary-scan data TDO	^t jtkldx ^t jtklox	2 2		ns	5
JTAG external clock to output high impedance: Boundary-scan data TDO	^t jtkldz ^t jtkloz	2 2	19 9	ns	5, 6

Notes:

- 1. All outputs are measured from the midpoint voltage of the falling/rising edge of t_{TCLK} to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50- Ω load (see Figure 19). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
- 2. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{JTDVKH} symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{JTG} clock reference (K) going to the high (H) state or setup time. Also, t_{JTDXKH} symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t_{JTG} clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}
- 3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 4. Non-JTAG signal input timing with respect to t_{TCLK}.
- 5. Non-JTAG signal output timing with respect to t_{TCLK}.
- 6. Guaranteed by design and characterization.

Figure 26 provides the AC test load for TDO and the boundary-scan outputs.





Figure 26. AC Test Load for the JTAG Interface

Figure 27 provides the JTAG clock input timing diagram.



VM = Midpoint Voltage (NV_{DD}/2)

Figure 27. JTAG Clock Input Timing Diagram

JTAG

Figure 28 provides the $\overline{\text{TRST}}$ timing diagram.




Figure 29 provides the boundary-scan timing diagram.







Figure 29. Boundary-Scan Timing Diagram

Figure 30 provides the test access port timing diagram.







12 I²C

This section describes the DC and AC electrical characteristics for the I^2C interface.

12.1 I²C DC Electrical Characteristics

Table 46 provides the DC electrical characteristics for the I^2C interface.

Table 46. I²C DC Electrical Characteristics

At recommended operating conditions with NV_{DD} of 3.3 V \pm 10%.

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage level	V _{IH}	$0.7 imes NV_{DD}$	NV _{DD} + 0.3	V	—
Input low voltage level	V _{IL}	-0.3	$0.3 \times \mathrm{NV}_{\mathrm{DD}}$	V	_
Low level output voltage	V _{OL}	0	$0.2 \times \mathrm{NV}_{\mathrm{DD}}$	V	1
Output fall time from $V_{IH}(min)$ to $V_{IL}(max)$ with a bus capacitance from 10 to 400 pF	^t I2KLKV	$20 + 0.1 \times C_B$	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	t _{I2KHKL}	0	50	ns	3
Capacitance for each I/O pin	Cl	—	10	pF	—
Input current, (0 V \leq V _{IN} \leq NV _{DD})	I _{IN}	—	± 5	μΑ	4

Notes:

- 1. Output voltage (open drain or open collector) condition = 3 mA sink current.
- 2. C_B = capacitance of one bus line in pF.
- 3. Refer to the MPC8313E PowerQUICC[™] II Pro Integrated Host Processor Reference Manual for information on the digital filter used.
- 4. I/O pins obstruct the SDA and SCL lines if $\mathrm{NV}_{\mathrm{DD}}$ is switched off.

12.2 I²C AC Electrical Specifications

Table 47 provides the AC timing parameters for the I^2C interface.

Table 47. I²C AC Electrical Specifications

All values refer to V_{IH} (min) and V_{IL} (max) levels (see Table 46).

Parameter	Symbol ¹	Min	Max	Unit
SCL clock frequency	f _{I2C}	0	400	kHz
Low period of the SCL clock	t _{I2CL}	1.3		μs
High period of the SCL clock	t _{I2CH}	0.6		μs
Setup time for a repeated START condition	t _{I2SVKH}	0.6		μs
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t _{I2SXKL}	0.6		μs
Data setup time	t _{I2DVKH}	100		ns
Data hold time: CBUS compatible masters I ² C bus devices	t _{I2DXKL}	 0 ²	0.9 ³	μs

Table 47. I²C AC Electrical Specifications (continued)

All values refer to V_{IH} (min) and V_{IL} (max) levels (see Table 46).

Parameter	Symbol ¹	Min	Max	Unit
Fall time of both SDA and SCL signals ⁵	t _{I2CF}	_	300	ns
Setup time for STOP condition	t _{I2PVKH}	0.6	_	μs
Bus free time between a STOP and START condition	t _{I2KHDX}	1.3	_	μs
Noise margin at the LOW level for each connected device (including hysteresis)	V _{NL}	$0.1 imes NV_{DD}$	_	V
Noise margin at the HIGH level for each connected device (including hysteresis)	V _{NH}	$0.2 \times \mathrm{NV}_{\mathrm{DD}}$		V

Notes:

- 1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{12DVKH} symbolizes I²C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{12C} clock reference (K) going to the high (H) state or setup time. Also, t_{12SXKL} symbolizes I²C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the t_{12C} clock reference (K) going to the stop condition (P) reaching the valid state (V) relative to the t_{12C} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}
- The MPC8313E provides a hold time of at least 300 ns for the SDA signal (referred to the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- 3. The maximum t_{I2DVKH} has only to be met if the device does not stretch the LOW period (t_{I2CL}) of the SCL signal.
- 4. C_B = capacitance of one bus line in pF.
- 5. The MPC8313E does not follow the "I²C-BUS Specifications" version 2.1 regarding the t_{I2CF} AC parameter.

Figure 31 provides the AC test load for the I^2C .




Figure 31. I²C AC Test Load

Figure 32 shows the AC timing diagram for the I^2C bus.




Figure 32. I²C Bus AC Timing Diagram

13 PCI

This section describes the DC and AC electrical specifications for the PCI bus.

13.1 PCI DC Electrical Characteristics

Table 48 provides the DC electrical characteristics for the PCI interface.

Table 48	. PCI I	DC Electrical	Characteristics ¹
----------	---------	---------------	------------------------------

Parameter	Symbol	Test Condition	Min	Max	Unit
High-level input voltage	V _{IH}	$V_{OUT} \ge V_{OH}$ (min) or	0.5 x NV _{DD}	NV _{DD} + 0.3	V
Low-level input voltage	V _{IL}	V _{OUT} ≤ V _{OL} (max)	-0.5	$0.3 imes NV_{DD}$	V
High-level output voltage	V _{OH}	NV _{DD} = min,I _{OH} = −100 μA	0.9 x NV _{DD}	_	V
Low-level output voltage	V _{OL}	NV_{DD} = min, I_{OL} = 100 μ A	—	$0.1 imes NV_{DD}$	V
Input current	I _{IN}	$0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{NV}_{\text{DD}}$	—	± 5	μA

Note:

1. Note that the symbol V_{IN}, in this case, represents the OV_{IN} symbol referenced in Table 1 and Table 2.

13.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus. Note that the PCI_CLK or PCI_SYNC_IN signal is used as the PCI input clock depending on whether the MPC8313E is configured as a host or agent device.

Table 49 shows the PCI AC timing specifications at 66 MHz.

Table 49. PCI AC Timing Specifications at 66 MHz

Parameter	Symbol ¹	Min	Max	Unit	Notes
Clock to output valid	^t PCKHOV	—	6.0	ns	2
Output hold from Clock	t _{PCKHOX}	1	_	ns	2
Clock to output high impedance	t _{PCKHOZ}	—	14	ns	2, 3
Input setup to Clock	t _{PCIVKH}	3.0	_	ns	2, 4
Input hold from Clock	t _{PCIXKH}	0		ns	2, 4

Notes:

1. Note that the symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{PCIVKH} symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI_SYNC_IN clock, t_{SYS}, reference (K) going to the high (H) state or setup time. Also, t_{PCRHFV} symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.

2. See the timing measurement conditions in the PCI 2.3 Local Bus Specifications.

3. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

4. Input timings are measured at the pin.

PCI

Table 50 shows the PCI AC Timing Specifications at 33 MHz.

Table 50. PCI AC Timing Specifications at 33 MHz

Parameter	Symbol ¹	Min	Мах	Unit	Notes
Clock to output valid	^t PCKHOV	_	11	ns	2
Output hold from Clock	t _{PCKHOX}	2	_	ns	2
Clock to output high impedance	t _{PCKHOZ}	_	14	ns	2, 3
Input setup to Clock	t _{PCIVKH}	3.0	_	ns	2, 4
Input hold from Clock	t _{PCIXKH}	0	_	ns	2, 4

Notes:

 Note that the symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{PCIVKH} symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI_SYNC_IN clock, t_{SYS}, reference (K) going to the high (H) state or setup time. Also, t_{PCRHFV} symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.

2. See the timing measurement conditions in the PCI 2.3 Local Bus Specifications.

3. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

4. Input timings are measured at the pin.

Figure 33 provides the AC test load for PCI.




Figure 33. PCI AC Test Load

Figure 34 shows the PCI input AC timing conditions.




Figure 34. PCI Input AC Timing Measurement Conditions

Figure 35 shows the PCI output AC timing conditions.




Figure 35. PCI Output AC Timing Measurement Condition

14 Timers

This section describes the DC and AC electrical specifications for the timers.

14.1 Timers DC Electrical Characteristics

Table 51 provides the DC electrical characteristics for the MPC8313E timers pins, including TIN, TOUT, TGATE, and RTC_CLK.

Characteristic	Symbol	Condition	Min	Max	Unit
Output high voltage	V _{OH}	I _{OH} = -8.0 mA	2.4	—	V
Output low voltage	V _{OL}	I _{OL} = 8.0 mA	_	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	_	0.4	V
Input high voltage	V _{IH}	—	2.1	NV _{DD} + 0.3	V
Input low voltage	V _{IL}	—	-0.3	0.8	V
Input current	I _{IN}	$0 V \le V_{IN} \le NV_{DD}$	_	± 5	μA

Table 51. Timers DC Electrical Characteristics

14.2 Timers AC Timing Specifications

Table 52 provides the Timers input and output AC timing specifications.

Table 52. Timers Input AC Timing Specifications ¹

Characteristic	Symbol ²	Min	Unit
Timers inputs—minimum pulse width	t _{TIWID}	20	ns

Notes:

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of SYS_CLK_IN. Timings are measured at the pin.

2. Timers inputs and outputs are asynchronous to any visible clock. Timers outputs should be synchronized before use by any external synchronous logic. Timers inputs are required to be valid for at least t_{TIWID} ns to ensure proper operation

GPIO

Figure 36 provides the AC test load for the Timers.




Figure 36. Timers AC Test Load

15 GPIO

This section describes the DC and AC electrical specifications for the GPIO.

15.1 GPIO DC Electrical Characteristics

Table 53 provides the DC electrical characteristics for the GPIO when the GPIO pins are operating from a 3.3-V supply.

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V _{OH}	I _{OH} = -8.0 mA	2.4	—	V
Output low voltage	V _{OL}	I _{OL} = 8.0 mA	_	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	_	0.4	V
Input high voltage	V _{IH}	—	2.0	NV _{DD} + 0.3	V
Input low voltage	V _{IL}	—	-0.3	0.8	V
Input current	I _{IN}	$0~V \leq V_{IN} \leq NV_{DD}$	_	± 5	μA

Table 53. GPIO (When Operating at 3.3V) DC Electrical Characteristics ¹

¹ This specification only applies to GPIO pins that are operating from a 3.3-V supply. See Table 60 for the power supply listed for the individual GPIO signal.

Table 54 provides the DC electrical characteristics for the GPIO when the GPIO pins are operating from a 2.5-V supply.

Table 54. GPIO (When Operating at 2.5 V) DC Electrical Characteristics ¹

Parameters	Symbol	Conditions		Min	Мах	Unit
Supply voltage 2.5 V	NV _{DD}	—		2.37	2.63	V
Output high voltage	V _{OH}	I _{OH} = -1.0 mA	NV _{DD} = Min	2.00	NV _{DD} + 0.3	V
Output low voltage	V _{OL}	I _{OL} = 1.0 mA	NV _{DD} = Min	VSS - 0.3	0.40	V
Input high voltage	V _{IH}	—	NV _{DD} = Min	1.7	NV _{DD} + 0.3	V
Input low voltage	V _{IL}	—	NV _{DD} = Min	-0.3	0.70	V
Input high current	Ι _{ΙΗ}	V _{IN} = NV _{DD}		—	10	μA
Input low current	۱ _{IL}	V _{IN} = VSS		-15	_	μA

¹ This specification only applies to GPIO pins that are operating from a 2.5-V supply. See Table 60 for the power supply listed for the individual GPIO signal.

15.2 GPIO AC Timing Specifications

Table 55 provides the GPIO input and output AC timing specifications.

Table 55. GPIO Input AC Timing Specifications ¹

Characteristic	Symbol ²	Min	Unit
GPIO inputs-minimum pulse width	t _{PIWID}	20	ns

Notes:

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of SYS_CLKIN. Timings are measured at the pin.

 GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least t_{PIWID} ns to ensure proper operation.

Figure 37 provides the AC test load for the GPIO.




Figure 37. GPIO AC Test Load

16 IPIC

This section describes the DC and AC electrical specifications for the external interrupt pins.

16.1 IPIC DC Electrical Characteristics

Table 56 provides the DC electrical characteristics for the external interrupt pins.

Characteristic	Symbol	Condition	Min	Max	Unit
Input high voltage	V _{IH}	_	2.1	NV _{DD} + 0.3	V
Input low voltage	V _{IL}	_	-0.3	0.8	V
Input current	I _{IN}	_	—	±5	μA
Output low voltage	V _{OL}	I _{OL} = 8.0 mA	—	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	—	0.4	V

Table 56. IPIC DC Electrical Characteristics

16.2 IPIC AC Timing Specifications

Table 57 provides the IPIC input and output AC timing specifications.

Table 57. IPIC Input AC Timing Specifications ¹

Characteristic	Symbol ²	Min	Unit
IPIC inputs-minimum pulse width	t _{PIWID}	20	ns

Notes:

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of SYS_CLK_IN. Timings are measured at the pin.

 IPIC inputs and outputs are asynchronous to any visible clock. IPIC outputs should be synchronized before use by any external synchronous logic. IPIC inputs are required to be valid for at least t_{PIWID} ns to ensure proper operation when working in edge triggered mode.

17 SPI

This section describes the DC and AC electrical specifications for the SPI of the MPC8313E

17.1 SPI DC Electrical Characteristics

Table 58 provides the DC electrical characteristics for the MPC8313E SPI.

Table 58. SPI DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V _{OH}	I _{OH} = -6.0 mA	2.4	—	V
Output low voltage	V _{OL}	I _{OL} = 6.0 mA	_	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	_	0.4	V
Input high voltage	V _{IH}	_	2.1	NV _{DD} + 0.3	V
Input low voltage	V _{IL}	—	-0.3	0.8	V
Input current	I _{IN}	$0 \ V \leq V_{IN} \ \leq NV_{DD}$		± 5	μA

17.2 SPI AC Timing Specifications

Table 59 and provide the SPI input and output AC timing specifications.

Table 59. SPI AC Timing Specifications ¹

Characteristic	Symbol ²	Min	Max	Unit
SPI outputs—Master mode (internal clock) delay	t _{NIKHOV}	0.5	6	ns
SPI outputs—Slave mode (external clock) delay	t _{NEKHOV}	2	8	ns
SPI inputs—Master mode (internal clock) input setup time	t _{NIIVKH}	6	—	ns
SPI inputs—Master mode (internal clock) input hold time	t _{NIIXKH}	0	—	ns
SPI inputs—Slave mode (external clock) input setup time	t _{NEIVKH}	4	—	ns

	•			
Characteristic	Symbol ²	Min	Мах	Unit
SPI inputs—Slave mode (external clock) input hold time	t _{NEIXKH}	2	—	ns

Table 59. SPI AC Timing Specifications ¹

Notes:

1. Output specifications are measured from the 50% level of the rising edge of SYS_CLK_IN to the 50% level of the signal. Timings are measured at the pin.

2. The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{NIKHOV} symbolizes the NMSI outputs internal timing (NI) for the time t_{SPI} memory clock reference (K) goes from the high state (H) until outputs (O) are valid (V).

Figure 38 provides the AC test load for the SPI.





Figure 38. SPI AC Test Load

Figure 39 through Figure 40 represent the AC timing from Table 59. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 39 shows the SPI timing in Slave mode (external clock).




Note: The clock edge is selectable on SPI.

Figure 39. SPI AC Timing in Slave Mode (External Clock) Diagram



Figure 40 shows the SPI timing in Master mode (internal clock).



Note: The clock edge is selectable on SPI.

Figure 40. SPI AC Timing in Master Mode (Internal Clock) Diagram

18 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The MPC8313E is available in a thermally enhanced plastic ball grid array (TEPBGAII), see Section 18.1, "Package Parameters for the MPC8313E TEPBGAII," and Section 18.2, "Mechanical Dimensions of the MPC8313E TEPBGAII," for information on the TEPBGAII.

18.1 Package Parameters for the MPC8313E TEPBGAII

The package parameters are as provided in the following list. The package type is $27 \text{ mm} \times 27 \text{ mm}$, 516 TEPBGAII.

Package outline	$27 \text{ mm} \times 27 \text{ mm}$
Interconnects	516
Pitch	1.00 mm
Module height (typical)	2.25 mm
Solder Balls	95.5 Sn/0.5 Cu/4Ag (VR package)
Ball diameter (typical)	0.6 mm

18.2 Mechanical Dimensions of the MPC8313E TEPBGAII

Figure 41 shows the mechanical dimensions and bottom surface nomenclature of the 516-TEPBGAII package.




Figure 41. Mechanical Dimension and Bottom Surface Nomenclature of the MPC8313E TEPBGAII

- 1. All dimensions are in millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M-1994.

- 3. Maximum solder ball diameter measured parallel to datum A.
- 4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
- 5. Package code 5368 is to account for PGE and the built-in heat spreader.

18.3 **Pinout Listings**

Table 60 provides the pin-out listing for the MPC8313E, TEPBGAII package.

Signal	Package Pin Number	Pin Type	Power Supply	Notes		
DDR Memory Controller Interface						
MEMC_MDQ[0]	A8	IO	GV _{DD}	—		
MEMC_MDQ[1]	A9	IO	GV _{DD}	—		
MEMC_MDQ[2]	C10	IO	GV _{DD}	—		
MEMC_MDQ[3]	C9	IO	GV _{DD}	—		
MEMC_MDQ[4]	E9	IO	GV _{DD}	—		
MEMC_MDQ[5]	E11	IO	GV _{DD}	—		
MEMC_MDQ[6]	E10	IO	GV _{DD}	—		
MEMC_MDQ[7]	C8	IO	GV _{DD}	—		
MEMC_MDQ[8]	E8	IO	GV _{DD}	—		
MEMC_MDQ[9]	A6	IO	GV _{DD}	—		
MEMC_MDQ[10]	B6	IO	GV _{DD}	—		
MEMC_MDQ[11]	C6	IO	GV _{DD}	—		
MEMC_MDQ[12]	C7	IO	GV _{DD}	—		
MEMC_MDQ[13]	D7	IO	GV _{DD}	—		
MEMC_MDQ[14]	D6	IO	GV _{DD}	_		
MEMC_MDQ[15]	A5	IO	GV _{DD}	—		
MEMC_MDQ[16]	A19	IO	GV _{DD}	—		
MEMC_MDQ[17]	D18	IO	GV _{DD}	—		
MEMC_MDQ[18]	A17	IO	GV _{DD}	—		
MEMC_MDQ[19]	E17	IO	GV _{DD}	—		
MEMC_MDQ[20]	E16	IO	GV _{DD}	—		
MEMC_MDQ[21]	C18	IO	GV _{DD}	—		
MEMC_MDQ[22]	D19	Ю	GV _{DD}	—		
MEMC_MDQ[23]	C19	Ю	GV _{DD}	—		
MEMC_MDQ[24]	E19	Ю	GV _{DD}	—		
MEMC_MDQ[25]	A22	IO	GV _{DD}	—		
MEMC_MDQ[26]	C21	Ю	GV _{DD}	—		

Table 60. MPC8313E TEPBGAII Pinout Listing

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MEMC_MDQ[27]	C20	IO	GV _{DD}	—
MEMC_MDQ[28]	A21	IO	GV _{DD}	—
MEMC_MDQ[29]	A20	IO	GV _{DD}	
MEMC_MDQ[30]	C22	IO	GV _{DD}	
MEMC_MDQ[31]	B22	IO	GV _{DD}	
MEMC_MDM0	B7	0	GV _{DD}	
MEMC_MDM1	E6	0	GV _{DD}	
MEMC_MDM2	E18	0	GV _{DD}	
MEMC_MDM3	E20	0	GV _{DD}	
MEMC_MDQS[0]	A7	IO	GV _{DD}	
MEMC_MDQS[1]	E7	IO	GV _{DD}	
MEMC_MDQS[2]	B19	IO	GV _{DD}	
MEMC_MDQS[3]	A23	IO	GV _{DD}	
MEMC_MBA[0]	D15	0	GV _{DD}	
MEMC_MBA[1]	A18	0	GV _{DD}	
MEMC_MBA[2]	A15	0	GV _{DD}	
MEMC_MA0	E12	0	GV _{DD}	
MEMC_MA1	D11	0	GV _{DD}	
MEMC_MA2	B11	0	GV _{DD}	
MEMC_MA3	A11	0	GV _{DD}	
MEMC_MA4	A12	0	GV _{DD}	
MEMC_MA5	E13	0	GV _{DD}	
MEMC_MA6	C12	0	GV _{DD}	
MEMC_MA7	E14	0	GV _{DD}	
MEMC_MA8	B15	0	GV _{DD}	
MEMC_MA9	C17	0	GV _{DD}	
MEMC_MA10	C13	0	GV _{DD}	
MEMC_MA11	A16	0	GV _{DD}	
MEMC_MA12	C15	0	GV _{DD}	—
MEMC_MA13	C16	0	GV _{DD}	—
MEMC_MA14	E15	0	GV _{DD}	—
MEMC_MWE	B18	0	GV _{DD}	—
MEMC_MRAS	C11	0	GV _{DD}	—
MEMC_MCAS	B10	0	GV _{DD}	

Table 60. MPC8313E TEPBGAll Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power	Notes
			Supply	
MEMC_MCS[0]	D10	0	GV _{DD}	
MEMC_MCS[1]	A10	0	GV _{DD}	
MEMC_MCKE	B14	0	GV _{DD}	3
MEMC_MCK	A13	0	GV _{DD}	—
MEMC_MCK	A14	0	GV _{DD}	—
MEMC_MODT[0]	B23	0	GV _{DD}	—
MEMC_MODT[1]	C23	0	GV _{DD}	-
Lo	ocal Bus Controller Interface		·	
LAD0	K25	IO	LV _{DD}	—
LAD1	K24	IO	LV _{DD}	-
LAD2	K23	IO	LV _{DD}	-
LAD3	K22	IO	LV _{DD}	—
LAD4	J25	IO	LV _{DD}	-
LAD5	J24	IO	LV _{DD}	_
LAD6	J23	IO	LV _{DD}	—
LAD7	J22	IO	LV _{DD}	-
LAD8	H24	IO	LV _{DD}	—
LAD9	F26	IO	LV _{DD}	-
LAD10	G24	IO	LV _{DD}	-
LAD11	F25	IO	LV _{DD}	_
LAD12	E25	IO	LV _{DD}	-
LAD13	F24	IO	LV _{DD}	_
LAD14	G22	IO	LV _{DD}	_
LAD15	F23	IO	LV _{DD}	_
LA16	AC25	0	LV _{DD}	
LA17	AC26	0	LV _{DD}	-
LA18	AB22	0	LV _{DD}	-
LA19	AB23	0	LV _{DD}	-
LA20	AB24	0	LV _{DD}	-
LA21	AB25	0	LV _{DD}	-
LA22	AB26	0	LV _{DD}	- 1
LA23	E22	0	LV _{DD}	_
1 404	F 00			├

Table 60. MPC8313E TEPBGAll Pinout Listing (continued)

MPC8313E PowerQUICC[™] II Pro Processor Hardware Specifications, Rev. 1

E23

 LV_{DD}

0

LA24

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LA25	D22	0	LV _{DD}	_
LCS[0]	D23	0	LV _{DD}	
LCS[1]	J26	0	LV _{DD}	_
LCS[2]	F22	0	LV _{DD}	_
LCS[3]	D26	0	LV _{DD}	_
LWE[0]	E24	0	LV _{DD}	_
LWE[1]	H26	0	LV _{DD}	—
LBCTL	L22	0	LV _{DD}	_
LALE/M1LALE/M2LALE	E26	0	LV _{DD}	_
LGPL0	AA23	0	LV _{DD}	_
LGPL1	AA24	0	LV _{DD}	
LGPL2	AA25	0	LV _{DD}	
LGPL3	AA26	0	LV _{DD}	_
LGPL4	Y22	IO	LV _{DD}	_
LGPL5	E21	0	LV _{DD}	_
LCLK0	H22	0	LV _{DD}	
LCLK1	G26	0	LV _{DD}	
LA0/GPIO[0]	AC24	IO	LV _{DD}	_
LA1/GPIO[1]	Y24	IO	LV _{DD}	_
LA2/GPIO[2]	Y26	10	LV _{DD}	
LA3/GPIO[3]	W22	IO	LV _{DD}	_
LA4/GPIO[4]	W24	10	LV _{DD}	
LA5/GPIO[5]	W26	10	LV _{DD}	
LA6/GPIO[6]	V22	10	LV _{DD}	_
LA7/GPIO[7]/TSEC_TMR_TRIG2	V23	10	LV _{DD}	8
LA8/GPIO[13]/TSEC_TMR_ALARM1	V24	IO	LV _{DD}	8
LA9/GPIO[14]/TSEC_TMR_PP3	V25	IO	LV _{DD}	8
LA10/TSEC_TMR_CLK	V26	0	LV _{DD}	8
LA11/TSEC_TMR_GCLK	U22	0	LV _{DD}	8
LA12/TSEC_TMR_PP1	AD24	0	LV _{DD}	8
LA13/TSEC_TMR_PP2	L25	0	LV _{DD}	8
LA14/TSEC_TMR_TRIG1	L24	0	LV _{DD}	8
LA15/TSEC_TMR_ALARM2	K26	0	LV _{DD}	8
	DUART		-	•

Table 60. MPC8313E TEPBGAll Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
UART_SOUT1/MSRCID0	N2	0	NV _{DD}	—
UART_SIN1/MSRCID1	M5	IO	NV _{DD}	—
UART_CTS[1]/GPIO[8]/MSRCID2	M1	IO	NV _{DD}	—
UART_RTS[1]/GPIO[9]/MSRCID3	K1	IO	NV _{DD}	—
UART_SOUT2/MSRCID4/TSEC_TMR_CLK	M3	0	NV _{DD}	8
UART_SIN2/MDVAL/TSEC_TMR_GCLK	L1	IO	NV _{DD}	8
UART_CTS[2]/TSEC_TMR_PP1	L5	IO	NV _{DD}	8
UART_RTS[2]/TSEC_TMR_PP2	L3	IO	NV _{DD}	8
l ² C	interface		•	1
IIC1_SDA/CKSTOP_OUT/TSEC_TMR_TRIG1	J4	IO	NV _{DD}	2, 8
IIC1_SCL/CKSTOP_IN/TSEC_TMR_ALARM2	J2	IO	NV _{DD}	2, 8
IIC2_SDA/PMC_PWR_OK/GPI0[10]	J3	IO	NV _{DD}	2
IIC2_SCL/GPIO[11]	H5	IO	NV _{DD}	2
Int	errupts			1
MCP_OUT	G5	0	NV _{DD}	2
IRQ[0]/MCP_IN	K5	I	NV _{DD}	—
IRQ[1]	K4	I	NV _{DD}	—
IRQ[2]	K2	I	NV _{DD}	—
IRQ[3] /CKSTOP_OUT	КЗ	IO	NV _{DD}	—
IRQ[4]/ CKSTOP_IN/GPIO[12]	J1	IO	NV _{DD}	—
Cont	figuration		•	1
CFG_CLKIN_DIV	D5	Ι	NV _{DD}	
EXT_PWR_CTRL	J5	0	NV _{DD}	—
CFG_LBIU_MUX_EN	R24	I	NV _{DD}	—
	JTAG			1
тск	E1	Ι	NV _{DD}	—
TDI	E2	I	NV _{DD}	4
TDO	E3	0	NV _{DD}	3
TMS	E4	I	NV _{DD}	4
TRST	E5	I	NV _{DD}	4
	TEST	L	ı	1
TEST_MODE	F4	I	NV _{DD}	6
D	EBUG		1	1

Signal	Package Pin Number	Pin Type	Power Supply	Notes
QUIESCE	F5	0	NV _{DD}	_
	System Control		I	1
HRESET	F2	IO	NV _{DD}	1
PORESET	F3	I	NV _{DD}	—
SRESET	F1	I	NV _{DD}	—
	Clocks			
SYS_CR_CLK_IN	U26	Ι	NV _{DD}	_
SYS_CR_CLK_OUT	U25	0	NV _{DD}	_
SYS_CLK_IN	U23	I	NV _{DD}	_
USB_CR_CLK_IN	T26	I	NV _{DD}	_
USB_CR_CLK_OUT	R26	0	NV _{DD}	—
USB_CLK_IN	T22	I	NV _{DD}	—
PCI_SYNC_OUT	U24	0	NV _{DD}	3
RTC_PIT_CLOCK	R22	I	NV _{DD}	—
PCI_SYNC_IN	T24	Ι	NV _{DD}	—
	MISC			
THERM0	N1	Ι	NV _{DD}	7
THERM1	N3	Ι	NV _{DD}	7
	PCI			
PCI_INTA	AF7	0	NV _{DD}	_
PCI_RESET_OUT	AB11	0	NV _{DD}	_
PCI_AD[0]	AB20	10	NV _{DD}	_
PCI_AD[1]	AF23	Ю	NV _{DD}	—
PCI_AD[2]	AF22	Ю	NV _{DD}	—
PCI_AD[3]	AB19	Ю	NV _{DD}	—
PCI_AD[4]	AE22	10	NV _{DD}	—
PCI_AD[5]	AF21	10	NV _{DD}	—
PCI_AD[6]	AD19	IO	NV _{DD}	—
PCI_AD[7]	AD20	IO	NV _{DD}	—
PCI_AD[8]	AC18	IO	NV _{DD}	—
PCI_AD[9]	AD18	IO	NV _{DD}	—
PCI_AD[10]	AB18	Ю	NV _{DD}	—
PCI_AD[11]	AE19	IO	NV _{DD}	—

Table 60. MPC8313E TEPBGAII Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
PCI_AD[12]	AB17	10	NV _{DD}	—
PCI_AD[13]	AE18	IO	NV _{DD}	—
PCI_AD[14]	AD17	IO	NV _{DD}	—
PCI_AD[15]	AF19	IO	NV _{DD}	—
PCI_AD[16]	AB14	IO	NV _{DD}	—
PCI_AD[17]	AF15	IO	NV _{DD}	—
PCI_AD[18]	AD14	IO	NV _{DD}	—
PCI_AD[19]	AE14	IO	NV _{DD}	—
PCI_AD[20]	AF12	IO	NV _{DD}	—
PCI_AD[21]	AE11	IO	NV _{DD}	—
PCI_AD[22]	AD12	IO	NV _{DD}	—
PCI_AD[23]	AB13	IO	NV _{DD}	—
PCI_AD[24]	AF9	IO	NV _{DD}	—
PCI_AD[25]	AD11	IO	NV _{DD}	—
PCI_AD[26]	AE10	IO	NV _{DD}	—
PCI_AD[27]	AB12	IO	NV _{DD}	—
PCI_AD[28]	AD10	IO	NV _{DD}	
PCI_AD[29]	AC10	IO	NV _{DD}	—
PCI_AD[30]	AF10	IO	NV _{DD}	
PCI_AD[31]	AF8	IO	NV _{DD}	
PCI_C/BE[0]	AC19	IO	NV _{DD}	
PCI_C/BE[1]	AB15	IO	NV _{DD}	
PCI_C/BE[2]	AF14	IO	NV _{DD}	
PCI_C/BE[3]	AF11	IO	NV _{DD}	
PCI_PAR	AD16	IO	NV _{DD}	—
PCI_FRAME	AF16	IO	NV _{DD}	5
PCI_TRDY	AD13	IO	NV _{DD}	5
PCI_IRDY	AC15	IO	NV _{DD}	5
PCI_STOP	AF13	IO	NV _{DD}	5
PCI_DEVSEL	AC14	IO	NV _{DD}	5
PCI_IDSEL	AF20	Ι	NV _{DD}	-
PCI_SERR	AE15	IO	NV _{DD}	5
PCI_PERR	AD15	IO	NV _{DD}	5
PCI_REQ0	AB10	IO	NV _{DD}	—

Table 60. MPC8313E TEPBGAll Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
PCI_REQ1/CPCI_HS_ES	AD9	I	NV _{DD}	—
PCI_REQ2	AD8	I	NV _{DD}	—
PCI_GNT0	AC11	IO	NV _{DD}	—
PCI_GNT1/CPCI_HS_LED	AE7	0	NV _{DD}	—
PCI_GNT2/CPCI_HS_ENUM	AD7	0	NV _{DD}	—
M66EN	AD21	I	NV _{DD}	—
PCI_CLK0	AF17	0	NV _{DD}	—
PCI_CLK1	AB16	0	NV _{DD}	—
PCI_CLK2	AF18	0	NV _{DD}	—
PCI_PME	AD22	IO	NV _{DD}	—
ETSEC	I/_USBULPI	I		ı
TSEC1_COL/USBDR_TXDRXD0	AD2	IO	LV _{DDB}	_
TSEC1_CRS/USBDR_TXDRXD1	AC3	IO	LV _{DDB}	
TSEC1_GTX_CLK/USBDR_TXDRXD2	AF3	IO	LV _{DDB}	3
TSEC1_RX_CLK/USBDR_TXDRXD3	AE3	IO	LV _{DDB}	—
TSCE1_RX_DV/USBDR_TXDRXD4	AD3	IO	LV _{DDB}	
TSEC1_RXD[3]/USBDR_TXDRXD5	AC6	IO	LV _{DDB}	—
TSEC1_RXD[2]/USBDR_TXDRXD6	AF4	IO	LV _{DDB}	—
TSEC1_RXD[1]/USBDR_TXDRXD7	AB6	IO	LV _{DDB}	—
TSEC1_RXD[0]/USBDR_NXT/TSEC_1588_TRIG1	AB5	I	LV _{DDB}	—
TSEC1_RX_ER/USBDR_DIR/TSEC_1588_TRIG2	AD4	I	LV _{DDB}	—
TSEC1_TX_CLK/USBDR_CLK/TSEC_1588_CLK	AF5	I	LV _{DDB}	—
TSEC1_TXD[3]/TSEC_1588_GCLK	AE6	0	LV _{DDB}	—
TSEC1_TXD[2]/TSEC_1588_PP1	AC7	0	LV _{DDB}	—
TSEC1_TXD[1]/TSEC_1588_PP2	AD6	0	LV _{DDB}	—
TSEC1_TXD[0]/USBDR_STP/TSEC_1588_PP3	AD5	0	LV _{DDB}	—
TSEC1_TX_EN/TSEC_1588_ALARM1	AB7	0	LV _{DDB}	—
TSEC1_TX_ER/TSEC_1588_ALARM2	AB8	0	LV _{DDB}	—
TSEC1_GTX_CLK125	AE1	I	LV _{DDB}	—
TSEC1_MDC/LB_POR_CFG_BOOT_ECC_DIS	AF6	0	NV _{DD}	—
TSEC1_MDIO	AB9	IO	NV _{DD}	2
EI	ISEC2			
TSEC2_COL/GTM1_TIN4/GTM2_TIN3/GPI0[15]	AB4	IO	LV _{DDA}	—
TSEC2_CRS/GTM1_TGATE4/GTM2_TGATE3/GPIO[16]	AB3	IO	LV _{DDA}	
l	I	l	1	I

Table 60. MPC8313E TEPBGAll Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
TSEC2_GTX_CLK/GTM1_TOUT4/GTM2_TOUT3/GPIO[17]	AC1	IO	LV _{DDA}	_
TSEC2_RX_CLK/GTM1_TIN2/GTM2_TIN1/GPIO[18]	AC2	IO	LV _{DDA}	
TSCE2_RX_DV/GTM1_TGATE2/GTM2_TGATE1/GPIO[19]	AA3	IO	LV _{DDA}	
TSEC2_RXD[3]/GPIO[20]	Y5	IO	LV _{DDA}	_
TSEC2_RXD[2]/GPIO[21]	AA4	IO	LV _{DDA}	_
TSEC2_RXD[1]/GPIO[22]	AB2	IO	LV _{DDA}	—
TSEC2_RXD[0]/GPIO[23]	AA5	IO	LV _{DDA}	
TSEC2_RX_ER/GTM1_TOUT2/GTM2_TOUT1/GPIO[24]	AA2	IO	LV _{DDA}	_
TSEC2_TX_CLK/GPIO[25]	AB1	IO	LV _{DDA}	_
TSEC2_TXD[3]/CFG_RESET_SOURCE[0]	W3	IO	LV _{DDA}	_
TSEC2_TXD[2]/CFG_RESET_SOURCE[1]	Y1	IO	LV _{DDA}	_
TSEC2_TXD[1]/CFG_RESET_SOURCE[2]	W5	IO	LV _{DDA}	_
TSEC2_TXD[0]/CFG_RESET_SOURCE[3]	Y3	IO	LV _{DDA}	
TSEC2_TX_EN/GPIO[26]	AA1	IO	LV _{DDA}	_
TSEC2_TX_ER/GPIO[27]	W1	IO	LV _{DDA}	_
SGMII PH	Y		•	
ТХА	U3	0		
TXA	V3	0		
RXA	U1	I		
RXA	V1	I		
ТХВ	P4	0		
ТХВ	N4	0		_
RXB	R1	I		_
RXB	P1	I		_
SD_IMP_CAL_RX	V5	Ι	200 Ω to GND	
SD_REF_CLK	T5	I		
SD_REF_CLK	T4	I		—
SD_PLL_TPD	T2	0		—
SD_IMP_CAL_TX	N5	Ι	100 Ω to GND	—
SDAVDD	R5	IO		_
SD_PLL_TPA_ANA	R4	0		_
SDAVSS	R3	IO		—

Table 60. MPC8313E TEPBGAII Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
USI	З РНҮ	1	I	I
USB_DP	P26	IO		_
USB_DM	N26	IO		—
USB_VBUS	P24	IO		—
USB_TPA	L26	IO		—
USB_RBIAS	M24	IO		—
USB_PLL_PWR3	M26	IO		—
USB_PLL_GND	N24	10		—
USB_PLL_PWR1	N25	IO		—
USB_VSSA_BIAS	M25	10		—
USB_VDDA_BIAS	M22	IO		—
USB_VSSA	N22	10		—
USB_VDDA	P22	IO		—
GT	M/USB		1	
USBDR_DRIVE_VBUS/GTM1_TIN1/GTM2_TIN2/LSRCID0	AD23	IO	NV _{DD}	—
USBDR_PWRFAULT/GTM1_TGATE1/GTM2_TGATE2/LSR CID1	AE23	IO	NV _{DD}	—
USBDR_PCTL0/GTM1_TOUT1/LSRCID2	AC22	0	NV _{DD}	—
USBDR_PCTL1/LBC_PM_REF_10/LSRCID3	AB21	0	NV _{DD}	—
	SPI			•
SPIMOSI/GTM1_TIN3/GTM2_TIN4/GPIO[28]	H1	10	NV _{DD}	—
SPIMISO/GTM1_TGATE3/GTM2_TGATE4/GPIO[29]/LDVAL	H3	10	NV _{DD}	—
SPICLK/GTM1_TOUT3/GPIO[30]	G1	10	NV _{DD}	—
SPISEL/GPIO[31]	G3	IO	NV _{DD}	—
Power and G	round Supplies		I	1
AV _{DD1}	F14	Power for e300 core APLL (1.0 V)	—	_
AV _{DD2}	P21	Power for system APLL (1.0 V)	_	_
GV _{DD}	A2,A3,A4,A24,A25,B3, B4,B5,B12,B13,B20, B21,B24,B25,B26,D1, D2,D8,D9,D16,D17	Power for DDR1 and DDR2 DRAM I/O voltage (1.8 V/2.5 V)	—	_

Table 60. MPC8313E TEPBGAll Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LV _{DD}	D24,D25,G23,H23,R23, T23,W25,Y25, AA22,AC23	Power for local bus (3.3 V)	_	_
LV _{DDA}	W2,Y2	Power for eTSEC2 (2.5 V, 3.3 V)	_	—
LV _{DDB}	AC8,AC9,AE4,AE5	Power for eTSEC1 /USB DR (2.5 V, 3.3 V)	_	_
MV _{REF}	C14,D14	Reference voltage signal for DDR	_	—
NV _{DD}	G4,H4,L2,M2,AC16, AC17,AD25,AD26,AE12, AE13,AE20,AE21,AE24, AE25,AE26,AF24, AF25	Standard I/O voltage (3.3 V)	_	
V _{DD}	K11,K12,K13,K14,K15,K 16,L10,L17,M10,M17, N10,N17,U12,U13, ,	Power for core (1.0 V)	_	_
V _{DDC}	F6,F10,F19,K6,K10,K17, K21,P6,P10,P17,R10, R17,T10,T17,U10,U11, U14,U15,U16,U17,W6, W21,AA6,AA10,AA14, AA19	Internal core logicconstant power (1.0 V)	_	_

Table 60. MPC8313E TEPBGAll Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
VSS	B1,B2,B8,B9,B16,B17, C1,C2,C3,C4,C5,C24, C25,C26,D3,D4,D12, D13,D20,D21,F8,F11, F13,F16,F17,F21,G2, G25,H2,H6,H21,H25, L4,L6,L11,L12,L13,L14, L15,L16,L21,L23,M4, M11,M12,M13,M14, M15,M16,M23, N6,N11,N12,N13, N14,N15,N16,N21,N23, P11,P12,P13,P14,P15, P16,P23,P25,R11,R12, R13,R14,R15,R16,R25, T6,T11,T12,T13,T14, T15,T16,T21,T25,U5, U6,U21,W4,W23,Y4, Y23,AA8,AA11,AA13, AA16,AA17,AA21,AC4, AC5,AC12,AC13,AC20, AC21,AD1,AE2,AE8, AE9,AE16,AE17,AF2,			
XCOREVDD	T1, U2, V2	Core power for SerDes transceivers (1.0 V)	_	_
XCOREVSS	P2, R2, T3	—	—	
XPADVDD	P5, U4	Pad power for SerDes transceivers (1.0 V)		
XPADVSS	P3, V4	—	—	_

Table 60. MPC8313E TEPBGAII Pinout Listing (continued)


Notes:

- 1. This pin is an open drain signal. A weak pull-up resistor (1 k Ω) should be placed on this pin to NV_{DD}
- 2. This pin is an open drain signal. A weak pull-up resistor (2-10 kΩ) should be placed on this pin to NV_{DD}.
- 3. This output is actively driven during reset rather than being three-stated during reset.
- 4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
- 5. This pin should have a weak pull up if the chip is in PCI host mode. Follow PCI specifications recommendation.
- 6. This pin must always be tied to VSS.
- 7. Internal thermally sensitive resistor, resistor value varies linearly with temperature. Useful for determining the junction temperature.
- 8. CFG_LBIU_MUX_EN must be asserted during power-on reset to select timer functionality.

```
Clocking
```


19 Clocking

Figure 42 shows the internal distribution of clocks within the MPC8313E.



¹ Multiplication factor M = 1, 1.5, 2, 2.5, and 3. Value is decided by RCWLR[COREPLL].

² Multiplication factor L = 2, 3, 4, 5 and 6. Value is decided by RCWLR[SPMF].



The primary clock source for the MPC8313E can be one of two inputs, SYS_CLK_IN or PCI_CLK, depending on whether the device is configured in PCI host or PCI agent mode. When the device is configured as a PCI host device, SYS_CLK_IN is its primary input clock. SYS_CLK_IN feeds the PCI clock divider (÷2) and the multiplexors for PCI_SYNC_OUT and PCI_CLK_OUT. The CFG_CLKIN_DIV configuration input selects whether SYS_CLK_IN or SYS_CLK_IN/2 is driven out on the PCI_SYNC_OUT signal. The OCCR[PCICOE*n*] parameters select whether the PCI_SYNC_OUT is driven out on the PCI_CLK_OUT*n* signals.

PCI_SYNC_OUT is connected externally to PCI_SYNC_IN to allow the internal clock subsystem to synchronize to the system PCI clocks. PCI_SYNC_OUT must be connected properly to PCI_SYNC_IN, with equal delay to all PCI agent devices in the system, to allow the device to function. When the device is configured as a PCI agent device, PCI_CLK is the primary input clock. When the device is configured as a PCI agent device the SYS_CLK_IN signal should be tied to VSS.

As shown in Figure 42, the primary clock input (frequency) is multiplied up by the system phase-locked loop (PLL) and the clock unit to create the coherent system bus clock (csb_clk), the internal clock for the DDR controller (ddr_clk), and the internal clock for the local bus interface unit (lbc_clk).

The *csb_clk* frequency is derived from a complex set of factors that can be simplified into the following equation:

 $csb_clk = \{PCI_SYNC_IN \times (1 + \sim \overline{CFG_CLKIN_DIV})\} \times SPMF$

In PCI host mode, PCI_SYNC_IN \times (1 + \sim CFG_CLKIN_DIV) is the SYS_CLK_IN frequency.

The *csb_clk* serves as the clock input to the e300 core. A second PLL inside the e300 core multiplies up the *csb_clk* frequency to create the internal clock for the e300 core (*core_clk*). The system and core PLL multipliers are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL) which is loaded at power-on reset or by one of the hard-coded reset options. See Chapter 4, "Reset, Clocking, and Initialization," in the *MPC8313E PowerQUICC II Pro Integrated Host Processor Reference Manual* for more information on the clock subsystem.

The internal *ddr_clk* frequency is determined by the following equation:

 $ddr_clk = csb_clk \times (1 + \text{RCWL}[\text{DDRCM}])$

Note that ddr_clk is not the external memory bus frequency; ddr_clk passes through the DDR clock divider (÷2) to create the differential DDR memory bus clock outputs (MCK and MCK). However, the data rate is the same frequency as ddr_clk .

The internal *lbc_clk* frequency is determined by the following equation:

 $lbc_clk = csb_clk \times (1 + \text{RCWL[LBCM]})$

Note that *lbc_clk* is not the external local bus frequency; *lbc_clk* passes through the a LBC clock divider to create the external local bus clock outputs (LCLK[0:1]). The LBC clock divider ratio is controlled by LCCR[CLKDIV].

In addition, some of the internal units may be required to be shut off or operate at lower frequency than the csb_clk frequency. Those units have a default clock ratio that can be configured by a memory mapped register after the device comes out of reset. Table 61 specifies which units have a configurable clock frequency.

Unit	Default Frequency	Options
TSEC1	csb_clk	Off, <i>csb_clk</i> , <i>csb_clk</i> /2, <i>csb_clk</i> /3
TSEC2	csb_clk	Off, <i>csb_clk</i> , <i>csb_clk</i> /2, <i>csb_clk</i> /3
Security Core, I2C, SAP, TPR	csb_clk	Off, <i>csb_clk</i> , csb_clk/2, <i>csb_clk</i> /3
USB DR	csb_clk	Off, csb_clk, csb_clk/2, <i>csb_clk</i> /3
PCI and DMA complex	csb_clk	Off, <i>csb_clk</i>

Table 61. Configurable Clock Units

Table 62 provides the operating frequencies for the MPC8313E TEPBGA II under recommended operating conditions (see Table 2).

Characteristic ¹	Max Operating Frequency	Unit
e300 core frequency (<i>core_clk</i>)	333	MHz
Coherent system bus frequency (<i>csb_clk</i>)	167	MHz
DDR1/2 memory bus frequency (MCK) ²	167	MHz
Local bus frequency (LCLKn) ³	66	MHz
PCI input frequency (SYS_CLK_IN or PCI_CLK)	66	MHz

Table 62. Operating Frequencies for TEPBGA II

Notes:

1. The SYS_CLK_IN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen such that the resulting *csb_clk*, MCK, LCLK[0:1], and *core_clk* frequencies do not exceed their respective maximum or minimum operating frequencies. The value of SCCR[ENCCM] and SCCR[USBDRCM] must be programmed such that the maximum internal operating frequency of the Security core and USB modules do not exceed their respective value listed in this table.

2. The DDR data rate is 2x the DDR memory bus frequency.

3. The local bus frequency is 1/2, 1/4, or 1/8 of the *lbc_clk* frequency (depending on LCCR[CLKDIV]) which is in turn 1x or 2x the *csb_clk* frequency (depending on RCWL[LBCM]).

19.1 System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. Table 63 shows the multiplication factor encodings for the system PLL.

RCWL[SPMF]	System PLL Multiplication Factor
0000	Reserved
0001	Reserved
0010	× 2
0011	× 3
0100	× 4
0101	× 5
0110	× 6
0111–1111	Reserved

Table 63. System PLL Multiplication Factors

As described in Section 19, "Clocking," The LBCM, DDRCM, and SPMF parameters in the reset configuration word low and the CFG_CLKIN_DIV configuration input signal select the ratio between the primary clock input (SYS_CLK_IN or PCI_SYNC_IN) and the internal coherent system bus clock (*csb_clk*). Table 64 shows the expected frequency values for the CSB frequency for select *csb_clk* to SYS_CLK_IN/PCI_SYNC_IN ratios.

Table 64. CSB Frequency Options

			Input Clock Frequency (MHz) ²			
CFG_CLKIN_DIV at reset ¹	SPMF	<i>csb_clk</i> :Input Clock Ratio ²	24	25	33.33	66.67
				<i>csb_clk</i> Fre	quency (MHz)	L
High	0010	2 : 1				133
High	0011	3 : 1			100	
High	0100	4 : 1		100	133	
High	0101	5 : 1	120	125	167	
High	0110	6 : 1	144	150		
Low	0010	2 : 1				133
Low	0011	3 : 1			100	
Low	0100	4 : 1		100	133	

	SPMF <i>csb_clk</i> :Input Clock Ratio ²	Input Clock Frequency (MHz) ²				
CFG_CLKIN_DIV at reset ¹		<i>csb_clk</i> :Input Clock Ratio ²	24	25	33.33	66.67
		<i>csb_clk</i> Frequency (MHz)				
Low	0101	5 : 1	120	125	167	
Low	0110	6 : 1	144	150		

Table 64. CSB Frequency Options (continued)

¹ CFG_CLKIN_DIV select the ratio between SYS_CLK_IN and PCI_SYNC_OUT.

² SYS_CLK_IN is the input clock in host mode; PCI_CLK is the input clock in agent mode.

19.2 Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (*csb_clk*) and the e300 core clock (*core_clk*). Table 65 shows the encodings for RCWL[COREPLL]. COREPLL values that are not listed in Table 65 should be considered as reserved.

NOTE

Core VCO frequency = Core frequency \times VCO divider. The VCO divider, which is determined by RCWLR[COREPLL], must be set properly so that the core VCO frequency is in the range of 400–800 MHz.

RCWL[COREPLL]		PLL]	<i>core_clk</i> : <i>csb_clk</i> Ratio ¹	VCO divider (vcod) ²		
0–1	2–5	6	COTE_CIK : CSD_CIK Hallo			
nn	0000	0	PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly)	PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly)		
11	nnnn	n	n/a	n/a		
00	0001	0	1:1	2		
01	0001	0	1:1	4		
10	0001	0	1:1	8		
00	0001	1	1.5:1	2		
01	0001	1	1.5:1	4		
10	0001	1	1.5:1	8		
00	0010	0	2:1	2		
01	0010	0	2:1	4		
10	0010	0	2:1	8		
00	0010	1	2.5:1	2		
01	0010	1	2.5:1	4		
10	0010	1	2.5:1	8		

Table 65. e300 Core PLL Configuration

RCWL[COREPLL]		PLL]	<i>core_clk</i> : <i>csb_clk</i> Ratio ¹	VCO divider (vcod) ²
0–1	2–5	6		
00	0011	0	3:1	2
01	0011	0	3:1	4
10	0011	0	3:1	8

Table 65. e300 Core PLL Configuration (continued)

¹ For *core_clk:csb_clk* ratios of 2.5:1 and 3:1, the *core_clk* must not exceed its maximum operating frequency of 333 MHz.

² Core VCO frequency = Core frequency × VCO divider. Note that VCO divider has to be set properly so that the core VCO frequency is in the range of 400–800 MHz.

19.3 Example Clock Frequency Combinations

Table 66 shows several possible frequency combinations that can be selected based on the indicated input reference frequencies, with RCWLR[LBCM] = 0 and RCWLR[DDRCM] =1, such that the LBC operates with a frequency equal to the frequency of csb_clk and the DDR controller operates at twice the frequency of csb_clk .

						LBC(lbc_clk)			e300 Core(core_clk)				1	
SYS_ CLK_IN/ PCI_CLK	SPMF ¹	vcod ²	vco ³	CSB (<i>csb_clk</i>) ⁴	DDR (ddr_clk)	/2	/4	/8	USB ref ⁵	× 1	× 1.5	× 2	× 2.5	× 3
25.0	6	2	600.0	150.0	300.0	_	37.5	18.8	Note 6	150.0	225	300	375	—
25.0	5	2	500.0	125.0	250.0	62.5	31.25	15.6	Note 6	125.0	188	250	313	375
33.3	5	2	666.0	166.5	333.0	_	41.63	20.8	Note 6	166.5	250	333	—	—
33.3	4	2	532.8	133.2	266.4	66.6	33.3	16.7	Note 6	133.2	200	266	333	400
48.0	3	2	576.0	144.0	288.0	—	36	18.0	48.0	144.0	216	288	360	
66.7	2	2	533.4	133.3	266.7	66.7	33.34	16.7	Note 6	133.3	200	267	333	400

Table 66. System Clock Frequencies

¹ System PLL multiplication factor

² System PLL VCO divider

³ When considering operating frequencies, the valid core VCO operating range of 400–800 MHz must not be violated.

⁴ Due to erratum eTSEC40, *csb_clk* frequencies of less than 133 MHz do not support Gigabit Ethernet data rates. The core frequency must be 333 MHz for Gigabit Ethernet operation. This erratum will be fixed in revision 2 silicon.

⁵ Frequency of USB PLL input reference.

⁶ USB reference clock must be supplied from a separate source as it must be 24 or 48 MHz, the USB reference must be supplied from a separate external source using USB_CLK_IN.

20 Thermal

This section describes the thermal specifications of the MPC8313E.

20.1 Thermal Characteristics

Table 67 provides the package thermal characteristics for the 516 27×27 mm TEPBGAII.

Table 67. Package Thermal Characteristics for TEPBGAII
--

Characteristic	Board type	Symbol	TEPBGAII	Unit	Notes
Junction to Ambient Natural Convection	Single layer board (1s) R _{0JA}		25	°C/W	1,2
Junction to Ambient Natural Convection	Four layer board (2s2p) R_{θ}		18	°C/W	1,2,3
Junction to Ambient (@200 ft/min)	Single layer board (1s)	R _{θJMA}	20	°C/W	1,3
Junction to Ambient (@200 ft/min)	Four layer board (2s2p)	R _{θJMA}	15	°C/W	1,3
Junction to Board	—	$R_{ extsf{ heta}JB}$	10	°C/W	4
Junction to Case	—	$R_{ extsf{ heta}JC}$	8	°C/W	5
Junction to Package Top	Natural Convection	Ψ_{JT}	7	°C/W	6

Notes:

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

- 2. Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

20.2 Thermal Management Information

For the following sections, $P_D = (V_{DD} \times I_{DD}) + P_{I/O}$ where $P_{I/O}$ is the power dissipation of the I/O drivers.

20.2.1 Estimation of Junction Temperature with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T_J, can be obtained from the equation:

 $T_{J} = T_{A} + (R_{\theta JA} \times P_{D})$ where: $T_{J} = \text{junction temperature (°C)}$ $T_{A} = \text{ambient temperature for the package (°C)}$ $R_{\theta JA} = \text{junction to ambient thermal resistance (°C/W)}$ $P_{D} = \text{power dissipation in the package (W)}$

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. As a general statement, the value obtained on a single layer board is appropriate for a tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated. Test cases have demonstrated that errors of a factor of two (in the quantity $T_J - T_A$) are possible.

20.2.2 Estimation of Junction Temperature with Junction-to-Board Thermal Resistance

The thermal performance of a device cannot be adequately predicted from the junction to ambient thermal resistance. The thermal performance of any component is strongly dependent on the power dissipation of surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

 $T_{J} = T_{B} + (R_{\theta JB} \times P_{D})$ where: $T_{J} = \text{junction temperature (°C)}$ $T_{B} = \text{board temperature at the package perimeter (°C)}$ $R_{\theta JB} = \text{junction to board thermal resistance (°C/W) per JESD51-8}$ $P_{D} = \text{power dissipation in the package (W)}$

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition: the component is soldered to a board with internal planes.

Thermal

20.2.3 Experimental Determination of Junction Temperature

To determine the junction temperature of the device in the application after prototypes are available, the Thermal Characterization Parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

 $T_{J} = T_{T} + (\Psi_{JT} \times P_{D})$ where: $T_{J} = \text{junction temperature (°C)}$ $T_{T} = \text{thermocouple temperature on top of package (°C)}$ $\Psi_{JT} = \text{thermal characterization parameter (°C/W)}$ $P_{D} = \text{power dissipation in the package (W)}$

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

20.2.4 Heat Sinks and Junction-to-Case Thermal Resistance

In some application environments, a heat sink is required to provide the necessary thermal management of the device. When a heat sink is used, the thermal resistance is expressed as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

 $\begin{aligned} R_{\theta JA} &= R_{\theta JC} + R_{\theta CA} \\ \text{where:} \\ R_{\theta JA} &= \text{junction to ambient thermal resistance (°C/W)} \\ R_{\theta JC} &= \text{junction to case thermal resistance (°C/W)} \\ R_{\theta CA} &= \text{case to ambient thermal resistance (°C/W)} \end{aligned}$

 $R_{\theta JC}$ is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To illustrate the thermal performance of the devices with heat sinks, the thermal performance has been simulated with a few commercially available heat sinks. The heat sink choice is determined by the application environment (temperature, air flow, adjacent component power dissipation) and the physical space available. Because there is not a standard application environment, a standard heat sink is not required.

Heat Sink Assuming Thermal Grease	Air Flow	Thermal Resistance (°C/W)
Wakefield 53 x 53 x 2.5 mm Pin Fin	Natural Convection	13.0
	0.5 m/s	10.6
	1 m/s	9.7
	2 m/s	9.2
	4 m/s	8.9
Aavid 35 x 31 x 23 mm Pin Fin	Natural Convection	14.4
	0.5 m/s	11.3
	1 m/s	10.5
	2 m/s	9.9
	4 m/s	9.4
Aavid 30 x 30 x 9.4 mm Pin Fin	Natural Convection	16.5
	0.5 m/s	13.5
	1 m/s	12.1
	2 m/s	10.9
	4 m/s	10.0
Aavid 43 x 41 x 16.5 mm Pin Fin	Natural Convection	14.5
	0.5 m/s	11.7
	1 m/s	10.5
	2 m/s	9.7
	4 m/s	9.2

Table 68. Thermal Resistance for TEPBGAII with Heat Sink in Open Flow

Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model both the conduction cooling and the convection cooling of the air moving through the application. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in the thermal resistance table. More detailed thermal models can be made available on request.

Heat sink Vendors include the following list:

Aavid Thermalloy	603-224-9988
80 Commercial St.	
Concord, NH 03301	
Internet: www.aavidthermalloy.com	
Alpha Novatech	408-749-7601
Alpha Novatech 473 Sapena Ct. #12	408-749-7601
1	408-749-7601

Thermal

International Electronic Research Corporation (IERC) 413 North Moss St.	818-842-7277
Burbank, CA 91502 Internet: www.ctscorp.com Millennium Electronics (MEI) Loroco Sites 671 East Brokaw Road San Jose, CA 95112 Internet: www.mei-thermal.com	408-436-8770
Tyco Electronics Chip Coolers [™] P.O. Box 3668 Harrisburg, PA 17105 Internet: www.chipcoolers.com	800-522-6752
Wakefield Engineering 33 Bridge St. Pelham, NH 03076 Internet: www.wakefield.com	603-635-2800
Interface material vendors include the following:	
Chomerics, Inc. 77 Dragon Ct. Woburn, MA 01801 Internet: www.chomerics.com	781-935-4850
Dow-Corning Corporation Corporate Center PO BOX 994 Midland, MI 48686-0994 Internet: www.dowcorning.com	800-248-2481
Shin-Etsu MicroSi, Inc. 10028 S. 51st St. Phoenix, AZ 85044 Internet: www.microsi.com	888-642-7674
The Bergquist Company 18930 West 78th St. Chanhassen, MN 55317 Internet: www.bergquistcompany.com	800-347-4572

20.3 Heat Sink Attachment

When attaching heat sinks to these devices, an interface material is required. The best method is to use thermal grease and a spring clip. The spring clip should connect to the printed circuit board, either to the board itself, to hooks soldered to the board, or to a plastic stiffener. Avoid attachment forces which would lift the edge of the package or peel the package from the board. Such peeling forces reduce the solder joint lifetime of the package. Recommended maximum force on the top of the package is 10 lb (4.5 kg) force. If an adhesive attachment is planned, the adhesive should be intended for attachment to painted or plastic surfaces and its performance verified under the application requirements.

20.3.1 Experimental Determination of the Junction Temperature with a Heat Sink

When heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance is important to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction to case thermal resistance.

$$T_J = T_C + (R_{\theta JC} \, x \, P_D)$$

Where:

 T_J = junction temperature (°C) T_C = case temperature of the package $R_{\ell JC}$ = junction-to-case thermal resistance P_D = power dissipation

21 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8313E SYS_CLK_IN

21.1 System Clocking

The MPC8313E includes three PLLs.

- 1. The platform PLL (AV_{DD2}) generates the platform clock from the externally supplied SYS_CLK_IN input in PCI host mode or SYS_CLK_IN/PCI_SYNC_IN in PCI agent mode. The frequency ratio between the platform and SYS_CLK_IN is selected using the platform PLL ratio configuration bits as described in Section 19.1, "System PLL Configuration."
- The e300 Core PLL (AV_{DD1}) generates the core clock as a slave to the platform clock. The frequency ratio between the e300 core clock and the platform clock is selected using the e300 PLL ratio configuration bits as described in Section 19.2, "Core PLL Configuration."

3. There is a PLL for the SerDes block.

21.2 PLL Power Supply Filtering


Each of the PLLs listed above is provided with power through independent power supply pins (AV_{DD1}, AV_{DD2}, and SDAVDD respectively). The AV_{DD} level should always be equivalent to V_{DD}, and preferably these voltages are derived directly from V_{DD} through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide independent filter circuits as illustrated in Figure 43, one to each of the five AV_{DD} pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific AV_{DD} pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AV_{DD} pin, which is on the periphery of package, without the inductance of vias.

Figure 43 shows the PLL power supply filter circuits.





The SDAVDD signal provides power for the analog portions of the SerDes PLL. To ensure stability of the internal clock, the power supplied to the PLL is filtered using a circuit like the one shown in Figure 44. For maximum effectiveness, the filter circuit should be placed as closely as possible to the SDAVDD ball to ensure it filters out as much noise as possible. The ground connection should be near the SDAVDD ball. The 0.003-µF capacitor is closest to the ball, followed by the two 2.2-µF capacitors, and finally the $1-\Omega$ resistor to the board supply plane. The capacitors are connected from traces from SDAVDD to the ground plane. Use ceramic chip capacitors with the highest possible self-resonant frequency. All traces should be kept short, wide, and direct.




Figure 44. SerDes PLL Power Supply Filter Circuit

Note the following:

- SDAVDD should be a filtered version of XCOREVDD.
- Output signals on the SerDes interface are fed from the XPADVDD power plane. Input signals and sensitive transceiver analog circuits are on the XCOREVDD supply.
- Power: XPADVDD consumes less than 300 mW; XCOREVDD + SDAVDD consumes less than 750 mW.

21.3 Decoupling Recommendations

Due to large address and data buses, and high operating frequencies, the device can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8313E system, and the MPC8313E itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each V_{DD} , NV_{DD} , GV_{DD} , LV_{DD} , LV_{DDA} , and LV_{DDB} pin of the device. These decoupling capacitors should receive their power from separate V_{DD} , NV_{DD} , GV_{DD} , LV_{DDA} , LV_{DDB} and VSS power planes in the PCB, utilizing short traces to minimize inductance. Capacitors may be placed directly under the device using a standard escape pattern. Others may surround the part.

These capacitors should have a value of 0.01 or 0.1 μ F. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the V_{DD} , NV_{DD} , GV_{DD} , LV_{DD} , LV_{DDA} , and LV_{DDB} planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors—100–330 μ F (AVX TPS tantalum or Sanyo OSCON). However, customers should work directly with their power regulator vendor for best values and types of bulk capacitors.

21.4 SerDes Block Power Supply Decoupling Recommendations

The SerDes block requires a clean, tightly regulated source of power (XCOREVDD and XPADVDD) to ensure low jitter on transmit and reliable recovery of data in the receiver. An appropriate decoupling scheme is outlined below.

Only surface mount technology (SMT) capacitors should be used to minimize inductance. Connections from all capacitors to power and ground should be done with multiple vias to further reduce inductance.

- First, the board should have at least 10 × 10-nF SMT ceramic chip capacitors as close as possible to the supply balls of the device. Where the board has blind vias, these capacitors should be placed directly below the chip supply and ground connections. Where the board does not have blind vias, these capacitors should be placed in a ring around the device as close to the supply and ground connections as possible.
- Second, there should be a $1-\mu F$ ceramic chip capacitor from each SerDes supply (XCOREVDD and XPADVDD) to the board ground plane on each side of the device. This should be done for all SerDes supplies.

• Third, between the device and any SerDes voltage regulator there should be a $10-\mu$ F, low equivalent series resistance (ESR) SMT tantalum chip capacitor and a $100-\mu$ F, low ESR SMT tantalum chip capacitor. This should be done for all SerDes supplies.

21.5 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to NV_{DD} , GV_{DD} , LV_{DD} , LV_{DDA} or LV_{DDB} as required. Unused active high inputs should be connected to VSS. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external V_{DD} , NV_{DD} , GV_{DD} , LV_{DD} , LV_{DDA} , LV_{DDB} , and VSS pins of the device.

21.6 Output Buffer DC Impedance

The MPC8313E drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for I^2C).

To measure Z_0 for the single-ended drivers, an external resistor is connected from the chip pad to NV_{DD} or VSS. Then, the value of each resistor is varied until the pad voltage is $NV_{DD}/2$ (see Figure 45). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and R_p is trimmed until the voltage at the pad equals $NV_{DD}/2$. R_p then becomes the resistance of the pull-up devices. R_p and R_N are designed to be close to each other in value. Then, $Z_0 = (R_p + R_N)/2$.




Figure 45. Driver Impedance Measurement

The value of this resistance and the strength of the driver's current source can be found by making two measurements. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is $V_1 = R_{source} \times I_{source}$. Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value R_{term} . The

measured voltage is $V_2 = (1/(1/R_1 + 1/R_2)) \times I_{source}$. Solving for the output impedance gives $R_{source} = R_{term} \times (V_1/V_2 - 1)$. The drive current is then $I_{source} = V_1/R_{source}$.

Table 69 summarizes the signal impedance targets. The driver impedance are targeted at minimum V_{DD} , nominal NV_{DD}, 105°C.

Impedance	Local Bus, Ethernet, DUART, Control, Configuration, Power Management	DUART, Control, (not including PCI (including Configuration, Power output clocks) PCI SYNC OUT		DDR DRAM	Symbol	Unit
R _N	42 Target	25 Target	42 Target	20 Target	Z ₀	Ω
R _P	42 Target	25 Target	42 Target	20 Target	Z ₀	Ω
Differential	NA	NA	NA	NA	Z _{DIFF}	Ω

Table 69. Impedance Characteristics

Note: Nominal supply voltages. See Table 1, $T_j = 105^{\circ}C$.

21.7 Configuration Pin Muxing

The MPC8313E provides the user with power-on configuration options which can be set through the use of external pull-up or pull-down resistors of 4.7 k Ω on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While HRESET is asserted however, these pins are treated as inputs. The value presented on these pins while HRESET is asserted, is latched when PORESET deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these pull-up/pull-down resistors coupled with the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.

21.8 Pull-Up Resistor Requirements

The MPC8313E requires high resistance pull-up resistors (10 k Ω is recommended) on open drain type pins including I²C pins, Ethernet Management MDIO pin and EPIC interrupt pins.

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 46. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions because most have asynchronous behavior and spurious assertion, which give unpredictable results.

Refer to the PCI 2.2 specification for all pull-ups required for PCI.

21.9 JTAG Configuration Signals

Boundary scan testing is enabled through the JTAG interface signals. The $\overline{\text{TRST}}$ signal is optional in IEEE 1149.1, but is provided on all processors that implement the PowerPC architecture. The device requires $\overline{\text{TRST}}$ to be asserted during reset conditions to ensure the JTAG boundary logic does not interfere with normal chip operation. While it is possible to force the TAP controller to the reset state using only the TCK and TMS signals, systems generally assert $\overline{\text{TRST}}$ during power-on reset. Because the JTAG interface

System Design Information

is also used for accessing the common on-chip processor (COP) function, simply tying $\overline{\text{TRST}}$ to $\overline{\text{PORESET}}$ is not practical.

The COP function of these processors allows a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert TRST without causing PORESET. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.


The arrangement shown in Figure 46 allows the COP to independently assert HRESET or TRST, while ensuring that the target can drive HRESET as well. If the JTAG interface and COP header are not used, TRST should be tied to PORESET so that it is asserted when the system reset signal (PORESET) is asserted.

The COP header shown in Figure 46 adds many benefits—breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features are possible through this interface—and can be as inexpensive as an unpopulated footprint for a header to be added when needed.

The COP interface has a standard header for connection to the target system, based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header).

There is no standardized way to number the COP header shown in Figure 46; consequently, many different pin numbers have been observed from emulator vendors. Some are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom, while still others number the pins counter clockwise from pin 1 (as with an IC). Regardless of the numbering, the signal placement recommended in Figure 46 is common to all known emulators.

System Design Information



Notes:

- 1. Some systems require power to be fed from the application board into the debugger repeater card via the COP header. In this case the resistor value for VDD_SENSE should be around 20Ω.
- 2. Key location; pin 14 is not physically present on the COP header.

Figure 46. JTAG Interface Connection

22 Document Revision History

Table 70 provides a revision history for this hardware specification.

Rev. Number Date	Substantive Change(s)
1 3/200	 Replaced OVDD with NV_{DD} everywhere Added XCOREVDD and XPADVDD to Table 1 Moved VDD and VDDC to the top of the table before SerDes supplies in Table 2 In Table 2 split DDR row into two from total current requirement of 425 mA. One for DDR1 (131 mA) and other for DDR2 (140 mA). In Table 2 corrected current requirement numbers for NV_{DD} from 27 mA to 74 mA, LV_{DD} from 60 mA to 16 mA, LV_{DDA} from 85 mA to 22 mA and LV_{DDB} from 85 mA to 44 mA. In Table 2 corrected Vdd and Vddc current requirements from 560 mA and 454 mA to 469 and 377 mA, respectively. Corrected Avdd1 and Avdd2 current requirements from 10 mA to 2–3 mA, and XCOREVDD from 100 mA to 170 mA. In Table 2, added row stating junction temperature range of 0 to 105°C. Added footnote 2 stating GPIO pins may operate from 2.5-V supply as well when configured for different functionality. In Section 2.1.2, "Power Characteristics," added a note describing the purpose of Table 2. In Table 4 corrected 'Typical power' to 'Maximum power' in note 2 and added a note for Typical Power" to Note 1. In Table 4 corrected 'Typical power' to 'Maximum power' in note 2 and added a note for Typical Power. In Table 4 removed 266-MHz row as 266-MHz core parts are not offered. In Table 5. moved Local bus typical power dissipation under LVdd. Added Table 6 to show the low power mode power dissipation for D3warm mode. In Table 8. corrected SYS_CLK_IN frequency range from 25–66 MHz to 24–66.67 MHz. Added Table 6.0 and Table 41 showing USB ioput hold t_{USIXKH} from 0 to 1ns Added Table 40, and table 41 showing USB clock in specifications In Table 39, added rows for t_{LALEHOV}, t_{LALETOT1}, t_{LALETOT2}, and t_{LALETOT3} parameters. Added Figure 25. In Table 47, removed row for rise time (t_{LICR}). Removed minimum value of t_{LICF}. Added note 5 statin

Table 70. Document Revision History

		Table 70. Document newsion mistory
1	3/2008	In Table 60, added LBC_PM_REF_10 & LSRCID3 as muxed with USBDR_PCTL1
		In Table 60, added LSRCID2 as muxed with USBDR_PCTL0
		In Table 60, added LSRCID1 as muxed with USBDR_PWRFAULT
		 In Table 60, added LSRCID0 as muxed with USBDR_DRIVE_VBUS
		In Table 60, moved T1, U2,& V2 from V _{DD} to XCOREVDD.
		• In Table 60, moved P2, R2, & T3 from V _{SS} to XCOREVSS.
		• In Table 60, moved P5, & U4 from V _{DD} to XPADVDD.
		In Table 60, moved P3, & V4 from V _{SS} to XPADVSS.
		• In Table 60, removed "Double with pad" for AV _{DD1} and AV _{DD2} and moved AV _{DD1} and AV _{DD2} to Power and Ground Supplies section
		• In Table 60, added impedance control requirements for SD_IMP_CAL_TX (100 ohms to GND) and
		 SD_IMP_CAL_RX (200 ohms to GND). In Table 60, updated muxing in pinout to show new options for selecting IEEE 1588 functionality.
		Added footnote 8
		 In Table 60, updated muxing in pinout to show new LBC ECC boot enable control muxed with eTSEC1_MDC
		Added pin type information for power supplies.
		 Removed N1 and N3 from Vss section of Table 60. Added Therm0 and Therm1 (N1 and N3,
		respectively). Added note 7 to state: "Internal thermally sensitive resistor, resistor value varies linearly
		with temperature. Useful for determining the junction temperature."
		In Table 62 corrected maximum frequency of Local Bus Frequency from "33–66" to 66 MHz
		In Table 62 corrected maximum frequency of PCI from "24–66" to to 66 MHz
		Added "which is determined by RCWLR[COREPLL]," to the note in Section 19.2, "Core PLL Configuration" about the vco divider.
		Added "(vcod)" next to VCO divider column in Table 65. Added footnote stating that core_clk
		frequency must not exceed its maximum, so 2.5:1 and 3:1 <i>core_clk:csb_clk</i> ratios are invalid for certain <i>csb_clk</i> values.
		 In Table 66, notes were confusing. Added note 3 for vco column, note 4 for CSB (<i>csb_clk</i>) column,
		note 5 for USB ref column, and note 6 to replace "Note 1". Clarified note 4 to explain erratum
		 eTSEC40. In Table 66, updated note 6 to specify USB reference clock frequencies limited to 24 and 48 for rev. 2
		silicon.
		 Replaced Table 68 "Thermal Resistance for TEPBGAII with Heat Sink in Open Flow". Removed last row of Table 19.
		Removed 200 MHz rows from Table 20 and Table 5.
		• Changed VIH minimum spec from 2.0 to 2.1 for clock, PIC, JTAG, SPI, and reset pins in Table 9,
		Table 44, Table 51, Table 56, and Table 58.
		Added Figure 3 showing the DDR input timing diagram.
		• In Table 19, removed "/MDM" from the "MDQS-MDQ/MECC/MDM" text under the
		Parameter column for the tCISKEW parameter. MDM is an output signal and should be
		removed from the input AC timing spec table (tCISKEW).
		Added "and power" to rows 2 and 3 in Table 10
		Added the sentence "Once both the power supplies" and PORESET to Section 2.2, "Power
		Sequencing," and Figure 2.
		 In Figure 20, corrected "USB0_CLK/USB1_CLK/DR_CLK" with "USBDR_CLK"
		In Table 39, clarified that AC specs are for ULPI only.
0	6/2007	Initial release.
<u>.</u>	1	

23 Ordering Information

Ordering information for the parts fully covered by this specification document is provided in Section 23.1, "Part Numbers Fully Addressed by This Document."

23.1 Part Numbers Fully Addressed by This Document

Table 71 provides the Freescale part numbering nomenclature for the MPC8313E. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. In addition to the processor frequency, the part numbering scheme also includes an application modifier which may specify special application conditions. Each part number also contains a revision code which refers to the die mask revision number.

MPC	nnnn	е	t	рр	aa	а	X
Product Code	Part Identifier	Encryption Acceleration	Temperature Range ³	Package ¹	e300 core Frequency ²	DDR Frequency	Revision Level
MPC	8313	Blank = Not included E = included	Blank = 0 to 105°C C= -40 to 105°C	VR= PB free TEPBGAII	AF = 333 MHz	F = 333 MHz	Contact local Freescale sales office

Table 71. Part Numbering Nomenclature

Notes:

1. See Section 18, "Package and Pin Listings," for more information on available package types.

 Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by Part Number Specifications may support other maximum core frequencies.

3. Contact local Freescale office on availability of parts with C temperature range

Ordering Information

THIS PAGE INTENTIONALLY LEFT BLANK



THIS PAGE INTENTIONALLY LEFT BLANK

Ordering Information

THIS PAGE INTENTIONALLY LEFT BLANK

How to Reach Us:

Home Page: www.freescale.com

email: support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 1-800-521-6274 480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064, Japan 0120 191014 +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate, Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com

Document Number: MPC8313EEC Rev. 1 3/2008 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. IEEE Std 802.1, 802.2, 802.3, 1149.1, and 1588 are trademarks of the Institute of Electrical and Electronics Engineers, Inc., (IEEE). This product is not endosed or approved by the IEEE. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2008. All rights reserved.



