

#### 1024 BIT BIPOLAR TTL

### PROGRAMMABLE READ ONLY MEMORY

### **Description**

The µPB403C, µPB403D, µPB423C and µPB423D are high speed, electrically programmable, fully decoded 1024 bit TTL read only memories. On-chip address decoding, two chip select inputs and open-collector/three-state outputs allow easy expansion of memory capacity. The µPB403C, µPB403D, μPB423C and μPB423D are fabricated with logic level zero (low); logic level one (high) can be electrically programmed into the selected bit locations. The same address inputs are used for both programming and reading.

#### **Features**

256 WORDS x 4 BITS organization (Fully decoded)

TTL Interface

: 35 ns MAX. (μPB403-2, μPB423-2) Fast read access time

: 400mW TYP. Medium power consumption

Two chip select inputs for memory expansion
Open-Collector outputs (μPB403C, μPB403D)/Three-state outputs (µPB423C, µPB423D)

Cerdip 16-Lead Dual In-Line Package (µPB403D, µPB423D)


Plastic 16-Lead Dual In-Line Package (μPB403C, μPB423C)

 Fast Programming time : 200 us/bit TYP.

: Signetics' 82S 126/129; Harris' HM7610/ Replaceable with

7611 and equivalent devices (as a ROM)

# Connection Diagram (Top View)



Pin names

: Address Inputs A0-A7 O1-O4 : Data Outputs CS1, CS2: Chip Select Inputs : Data Outputs VCC = Power Supply (+5V) GND = Ground



## Operation


#### 1. Programming

A logic one can be permanently programmed into a selected bit location by using special equipment (programmer). First, the desired word is selected by the eight address inputs in TTL levels. Either or both of the two chip select inputs should be at a logic one (high). Secondly, a train of high current programming pulses is applied to the desired output. After the sensed voltage indicates that the selected bit is in the logic one state, an additional pulse train is applied, then is stopped.

#### 2. Reading

To read the memory, both of the two chip select inputs should be held at logic zero (low). The outputs then correspond to the data programmed in the selected words. When either or both of the two chip select inputs are at logic one (high), all the outputs will be high (floating).

## Connection Diagram (Top View)





## **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage	VCC	-0.5 to +7.0	V
Input Voltage	٧ı	-0.5 to +5.5	V
Output Voltage	VO	-0.5 to +5.5	V
Output Current	10	50	mΑ
Operating Temperature	Topt	-25 to +75	°C
Storage Temperature			9.0
Cerdip Package	$T_{stg}$	-65 to +150	°C
Plastic Package	$T_{stg}$	-55 to +125	°C

# D.C. CHARACTERISTICS (V<sub>CC</sub> = 4.5 to 5.5 V, $T_a$ = 0 to 75 °C)

OLIA DA CTEDICTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST COL	NDITION
CHARACTERISTIC	STIVIBUL	IVIIIN.	1 11.	WIAX.		. 201 001	
Input High Voltage	ViH	2.0			V		
Input Low Voltage	VIL			0.85	V		
Input High Current	ЧН			40	μΑ	V <sub>I</sub> =5.5 V	V <sub>CC</sub> =5.5 V
Input Low Current	-IIL			0.25	mA	V₁=0.4 V	V <sub>CC</sub> = 5.5 V
Output Low Voltage	VOL			0.45	V	10=16 mA	V <sub>CC</sub> =4.5 V
Output Leakage Current	IOFF1			40	μΑ	V <sub>O</sub> =5.5 V	V <sub>CC</sub> =5.5 V
Output Leakage Current	-loff2			40	μА	V <sub>O</sub> =0.4 V	V <sub>CC</sub> =5.5 V
Input Clamp Voltage	-VIC			1.2	V	I <sub>I</sub> =-18 mA	V <sub>CC</sub> =4.5 V
Power Supply Current	¹cc		80	130	mA	All Inputs Gro	unded.VCC=5.5 V
Output High Voltage	VOH	2.4			V	1 <sub>O</sub> =-2.4 mA	V <sub>CC</sub> = 4.5 V
Output Short Circuit Current	-ISC	15		60	mA	VO=0 V	

<sup>\*</sup> Note: Applicable to µPB423C and µPB423D.

# CAPACITANCE (V<sub>CC</sub> = 5 V, f = 1 MHz, $T_a$ = 25 °C)

CHARACTERISTIC	SYMBOL	MIN.	MAX.	UNIT	TEST CONDITION
Input Capacitance	CIN		8	pF	V <sub>IN</sub> = 2.5 V
Output Capacitance	COUT		10	pF	V <sub>OUT</sub> = 2.5 V

# A.C. CHARACTERISTICS (V<sub>CC</sub> = 4.5 to 5.5 V, $T_a$ = 0 to 75 °C)


	0)/14001	µРВ403С-2, µРВ423С-2 µРВ403D-2, µРВ423D-2 µРВ403D-1, µРВ423D-1				μPB423C μPB423D	UNIT	
CHARACTERISTIC	SYMBOL	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	OIVII
Address Access Time	tAA		35		45		60	ns
Chip Select Access Time	†ACS		25		30		35	ns
Chip Select Disable Time	tDCS		25		30		35	ns

Note 1. Output Load: See Fig. 1.

Note 2. Input Waveform: 0.0 V for low level and 3.0 V for high level, less than 10 ns for both rise and fall times.

Note 3. Measurement References: 1.5 V for both inputs and outputs.

Note 4. C<sub>L</sub> in Fig. 1 includes jig and probe stray capacitances.





#### PROGRAMMING SPECIFICATION

It is imperative that this specification be rigorously observed in order to correctly program the  $\mu$ PB403C,  $\mu$ PB403D,  $\mu$ PB423C and  $\mu$ PB423D. NEC will not accept responsibility for any device found to be defective if it were not programmed according to this specification.

CHARACTERISTIC	LIMIT	UNIT	NOTES
Ambient Temperature	25 ±5	°C	
Programming Pulse			
Amplitude	200 ±5 %	mA	
Clamp Voltage	28 +0 % -2 %	\ \ \	
Ramp Rate (Both in Rise and in Fall)	70 MAX.	V/ <b>µ</b> s	
Pulse Width	7.5 ±5 %	μs	15 V point/150 $\Omega$ load.
Duty Cycle	70 % MIN.		
Sense Current			
Amplitude	20 ±0.5	mA	
Clamp Voltage	28 +0 % -2 %	V	
Ramp Rate	70 MAX.	V/ <b>µ</b> s	15 V point/150 Ω load.
Sense Current Interruption before and after address change	10 MIN.	μs	
Programming V <sub>CC</sub>	5.0 +5 % -0 %	V	,
Maximum Sensed Voltage* for programmed "1"	7.0 ±0.1	V	
Delay from trailing edge of programming pulse before sensing output voltage	0.7 MIN.	μs	





Fig. 2 Typical Output Voltage Waveform.



# Package Dimensions 16PIN Plastic DIP (300 mil)

Item	Millimeters
A	20.32 max
В	1.27 max
С	2.54 [TP]
D	.50 ± .10
E	17.78
F	1.2 min
G	3.5 ± .03
н	.51 min
1	4.31 max
J	5.08 max
K	7.62 [TP]
L	6.4
M	.25 <sup>+.10</sup> 05
N	1.0 min



# 16PIN Cerdip DIP (300 mil)

ITEM	MILLIMETERS
Α	20.32 MAX.
В	1.27 MAX.
С	2.54 (T.P.)
D	0.46 ± 0.05
F	1.42 MIN.
G	3.5 <sup>± 0 3</sup>
Н	0.51 MIN.
1	3.70
J	5.08 MAX.
к	7.62 (T.P.)
L	6.75
М	0.25 <sup>± 0 05</sup>
N	0.25
Р	0.89 MIN.

