

## 32-Channel High Voltage Amplifier Array

### Features

- ▶ 32 independent high voltage amplifiers
- ▶ 300V operating voltage
- ▶ 295V output voltage
- ▶ 2.2V/ $\mu$ s typical output slew rate
- ▶ Adjustable output current source limit
- ▶ Adjustable output current sink limit
- ▶ Internal closed loop gain of 72V/V
- ▶ 12M $\Omega$  feedback impedance
- ▶ Layout ideal for die applications

### Applications

- ▶ MEMS (microelectromechanical systems) driver
- ▶ Piezoelectric transducer driver
- ▶ Optical crosspoint switches (using MEMS technology)


### General Description

The Supertex HV256 is a 32-channel high voltage amplifier array integrated circuit. It operates on a single high voltage supply, up to 300V, and two low voltage supplies,  $V_{DD}$  and  $V_{NN}$ .

The input voltage range is from 0V to 4.096V. The internal closed loop gain is 72V/V, giving an output voltage of 295V when 4.096V is applied. Input voltages of up to 5V can be applied, but will cause the output to saturate. The maximum output voltage swing is 5V below the  $V_{PP}$  high voltage supply. The outputs can drive capacitive loads of up to 3000pF.

The maximum output source and sink current can be adjusted by using two external resistors. An external  $R_{SOURCE}$  resistor controls the maximum sourcing current and an external  $R_{SINK}$  resistor controls the maximum sinking current. The current limit is approximately 12.5V divided by the external resistor value. The setting is common for all 32 outputs. A low voltage silicon junction diode is made available to help monitor the die temperature.

### Typical Application Circuit



Device	Package Option
	100-Lead MQFP
HV256	HV256FG
	HV256FG-G

-G indicates package is RoHS compliant ('Green')



## Absolute Maximum Ratings

Parameter	Value
$V_{PP}$ , High voltage supply	310V
$AV_{DD}$ , Analog low voltage positive supply	8.0V
$DV_{DD}$ , Digital low voltage positive supply	8.0V
$AV_{NN}$ , Analog low voltage negative supply	-7.0V
$DV_{NN}$ , Digital low voltage negative supply	-7.0V
Logic input voltage	-0.5V to $DV_{DD}$
$V_{SIG}$ , Analog input signal	0V to 6.0V
$SRV_{PP}$ , $V_{PP}$ ramp up/down	TBDV/usec
Storage temperature range	-65°C to 150°C
Maximum junction temperature	150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units	Conditions
$V_{PP}$	High voltage positive supply	125	-	300	V	---
$V_{DD}$	Low voltage positive supply	6.0	-	7.5	V	---
$V_{NN}$	Low voltage negative supply	-4.5	-	-6.5	V	---
$I_{PP}$	$V_{PP}$ supply current	-	-	0.8	mA	$V_{PP} = 300V$ , All $HV_{OUT} = 0V$ No load
$I_{DD}$	$V_{DD}$ supply current	-	-	5.0	mA	$V_{DD} = 6.0V$ to $7.5V$
$I_{NN}$	$V_{NN}$ supply current	-6.0	-	-	mA	$V_{NN} = -4.5V$ to $-6.5V$
$T_J$	Operating temperature range	-10	-	85	°C	---

## Electrical Characteristics (over operating conditions, unless otherwise specified)


### High Voltage Amplifier

Symbol	Parameter	Min	Typ	Max	Units	Conditions
$HV_{OUT}$	$HV_{OUT}$ voltage swing	0	-	$V_{PP} - 5.0$	V	---
$V_{IN}$	Input voltage range	0	-	5.0	V	---
$V_{INOS}$	Input voltage offset	-	-	$\pm 50$	mV	Input referred
SR	$HV_{OUT}$ slew rate rise	-	2.2	-	V/ $\mu$ s	No Load
	$HV_{OUT}$ slew rate fall	-	2.0	-	V/ $\mu$ s	No Load
BW	$HV_{OUT}$ -3dB channel bandwidth	-	4.0	-	KHz	$V_{PP} = 300V$
$A_O$	Open loop gain	70	100	-	dB	---
$A_V$	Closed loop gain	68.4	72	75.6	V/V	---
$R_{FB}$	Feedback resistance from $HV_{OUT}$ to ground	9.6	12	-	M $\Omega$	---
$C_{LOAD}$	$HV_{OUT}$ capacitive load	0	-	3000	pF	---
$I_{SOURCE}$	$HV_{OUT}$ sourcing current limiting range	385	550	715	$\mu$ A	$R_{SOURCE} = 25K\Omega$
$I_{SINK}$	$HV_{OUT}$ sinking current limiting range	385	550	715	$\mu$ A	$R_{SINK} = 25K\Omega$
$R_{SOURCE}$	External resistance range for setting maximum current source	25	-	250	K $\Omega$	---
$R_{SINK}$	External resistance range for setting maximum current sink	25	-	250	K $\Omega$	---
$CT_{DC}$	DC channel to channel crosstalk	-80	-	-	dB	---
PSRR	Power supply rejection ratio for $V_{PP}$ , $V_{DD}$ , $V_{NN}$	-40	-	-	dB	---

### Temperature Diode

Symbol	Parameter	Min	Typ	Max	Units	Conditions
PIV	Peak inverse voltage	-	-	5.0	V	cathode to anode
$V_F$	Forward diode drop	-	0.6	-	V	$I_F = 100\mu A$ , anode to cathode at $T_A = 25^\circ C$
$I_F$	Forward diode current	-	-	100	$\mu A$	anode to cathode
$T_C$	$V_F$ temperature coefficient	-	-2.2	-	mV/ $^\circ C$	anode to cathode

### HV256 Block Diagram




## Power Up/Down Issues

### External Diode Protection

The device can be damaged due to improper power up / down sequence. To prevent damage, please follow the acceptable power up / down sequences, and add two external diodes as shown in the diagram on the right. The first diode is a high voltage diode across  $V_{PP}$  and  $V_{DD}$ , where the anode of the diode is connected to  $V_{DD}$  and the cathode of the diode is connected to  $V_{PP}$ . Any low current, high voltage diode, such as a 1N4004, will be adequate. The second diode is a Schottky diode across  $V_{NN}$  and  $D_{GND}$ , where the anode of the Schottky diode is connected to  $V_{NN}$ , and the cathode is connected to  $D_{GND}$ . Any low current Schottky diode such as a 1N5817 will be adequate.

### External Diode Protection Connection



### Acceptable Power Up Sequences

The HV256 can be powered up with any of the following sequences listed below.

- 1)  $V_{PP}$  2)  $V_{NN}$  3)  $V_{DD}$  4) Inputs and Anode
- 1)  $V_{NN}$  2)  $V_{DD}$  3)  $V_{PP}$  4) Inputs and Anode
- 1)  $V_{DD}$  &  $V_{NN}$  2) Inputs 3)  $V_{PP}$  4) Anode

### Acceptable Power Down Sequences

The HV256 can be powered down with any of the following sequences listed below.

- 1) Inputs and Anode 2)  $V_{DD}$  3)  $V_{NN}$  4)  $V_{PP}$
- 1) Inputs and Anode 2)  $V_{PP}$  3)  $V_{DD}$  4)  $V_{NN}$
- 1) Anode 2)  $V_{PP}$  3) Inputs 4)  $V_{NN}$  &  $V_{DD}$


### Suggested Power Up/Down Sequence

The HV256 needs all power supplies to be fully up and all channels refreshed with  $V_{SIG} = 0V$  to force all high voltage outputs to 0V. Before that time, the high voltage outputs may have temporary voltage excursions above or below GND level depending on selected power up sequence. To minimize the excursions:

- The  $V_{DD}$  and  $V_{NN}$  power supplies should be applied at the same time (or within a few nanoseconds).


Suggested  $V_{PP}$  ramp up speed should be 10msec or longer and ramp down to be 1msec or longer.

## Recommended Power Up/Down Timing



## HV<sub>OUT</sub> Level at Power UP


### Power Up Sequence





## $R_{SINK} / R_{SOURCE}$

The  $V_{DD\_BYP}$ ,  $V_{DD\_BYP}$ , and  $V_{NN\_BYP}$  pins are internal, high impedance current mirror gate nodes, brought out to maintain stable opamp biasing currents in noisy power supply environments. 0.1uF/25V bypass capacitors, added from  $V_{PP\_BYP}$  pin to  $V_{PP}$ , from  $V_{DD\_BYP}$  pin to  $V_{DD}$ , and from  $V_{NN\_BYP}$  to  $V_{NN}$ , will force the high impedance gate

nodes to follow fluctuation of power lines. The expected voltages at the  $V_{DD\_BYP}$  and  $V_{NN\_BYP}$  pins are typically 1.5 volts from their respectful power supply. The expected voltage at  $V_{PP\_BYP}$  is typically 3V below  $V_{PP}$ .




## Typical Characteristics



Typical Characteristics (cont.)


Temperature Diode vs Temperature

( $V_{PP} = 300V, V_{DD} = 6.5V, V_{NN} = 5.5V$ )




$V_{NN}$  PSSR vs Frequency

( $V_{PP} = 300V, V_{DD} = 6.5V, V_{NN} = 5.5V, T_A = 25^\circ C$ )




Input Offset vs  $V_{IN}$  and Temperature

( $V_{PP} = 300V, V_{DD} = 6.5V, V_{NN} = 5.5V$ )




$V_{PP}$  PSSR vs Frequency

( $V_{PP} = 300V, V_{DD} = 6.5V, V_{NN} = 5.5V, T_A = 25^\circ C$ )




$V_{DD}$  PSSR vs Frequency

( $V_{PP} = 300V, V_{DD} = 6.5V, V_{NN} = 5.5V, T_A = 25^\circ C$ )




Gain vs  $V_{IN}$

( $V_{PP} = 300V, V_{DD} = 6.5V, V_{NN} = 5.5V, T_A = -10^\circ, +25^\circ, +85^\circ C$ )



## Pad Configuration *(not drawn to scale)*



## Pad Coordinates

Chip size: 17160 $\mu$ m x 5830 $\mu$ m  
Center of die is (0,0)

Pad Name	X ( $\mu$ m)	Y ( $\mu$ m)
V <sub>PP</sub>	-8338.5	2708.5
HV <sub>OUT</sub> 0	-7895.0	2305.5
HV <sub>OUT</sub> 1	-7448.5	2305.5
HV <sub>OUT</sub> 2	-7001.5	2305.5
HV <sub>OUT</sub> 3	-6554.5	2305.5
HV <sub>OUT</sub> 4	-6107.5	2305.5
HV <sub>OUT</sub> 5	-5660.5	2305.5
HV <sub>OUT</sub> 6	-5213.5	2305.5
HV <sub>OUT</sub> 7	-4766.5	2305.5
HV <sub>OUT</sub> 8	-4319.5	2305.5
HV <sub>OUT</sub> 9	-3872.5	2305.5
HV <sub>OUT</sub> 10	-3425.5	2305.5
HV <sub>OUT</sub> 11	-2978.5	2305.5
HV <sub>OUT</sub> 12	-2531.5	2305.5
HV <sub>OUT</sub> 13	-2084.5	2305.5
HV <sub>OUT</sub> 14	-1637.5	2305.5
HV <sub>OUT</sub> 15	-1190.5	2305.5
HV <sub>OUT</sub> 16	-743.5	2305.5
HV <sub>OUT</sub> 17	-296.5	2305.5
HV <sub>OUT</sub> 18	150.0	2305.5
HV <sub>OUT</sub> 19	597.5	2305.5
HV <sub>OUT</sub> 20	1044.5	2305.5
HV <sub>OUT</sub> 21	1491.5	2305.5
HV <sub>OUT</sub> 22	1938.5	2305.5
HV <sub>OUT</sub> 23	2385.5	2305.5
HV <sub>OUT</sub> 24	2832.5	2305.5
HV <sub>OUT</sub> 25	3279.5	2305.5
HV <sub>OUT</sub> 26	3726.5	2305.5
HV <sub>OUT</sub> 27	4173.5	2305.5

Pad Name	X ( $\mu$ m)	Y ( $\mu$ m)
HV <sub>OUT</sub> 28	4620.5	2305.5
HV <sub>OUT</sub> 29	5067.5	2305.5
HV <sub>OUT</sub> 30	5514.5	2305.5
HV <sub>OUT</sub> 31	5961.5	2305.5
V <sub>PP</sub>	6659	2709
Byp-V <sub>PP</sub>	7045	2709
R <sub>SOURCE</sub>	7489	2709
R <sub>SINK</sub>	7969	2709
Cathode	8366	2709
Anode	8366	2199
V <sub>NN</sub>	8047	425.0
Byp-V <sub>DD</sub>	8047	125.5
Byp-V <sub>NN</sub>	8047	-345.5
V <sub>DD</sub>	8047	-704.5
GND	8047	-1424.0
V <sub>NN</sub>	8066.5	-1590.0
V <sub>DD</sub>	8066.5	-1958.5
GND	7867.0	-2192.0
V <sub>IN</sub> 31	5043.5	-2686.0
V <sub>IN</sub> 30	4638.5	-2686.0
V <sub>IN</sub> 29	4233.5	-2686.0
V <sub>IN</sub> 28	3828.5	-2686.0
V <sub>IN</sub> 27	3423.5	-2686.0
V <sub>IN</sub> 26	3018.5	-2686.0
V <sub>IN</sub> 25	2613.5	-2686.0
V <sub>IN</sub> 24	2208.5	-2686.0
V <sub>IN</sub> 23	1803.5	-2686.0
V <sub>IN</sub> 22	1398.5	-2686.0
V <sub>IN</sub> 21	993.5	-2686.0


Pad Name	X ( $\mu$ m)	Y ( $\mu$ m)
V <sub>IN</sub> 20	588.5	-2686.0
V <sub>IN</sub> 19	183.5	-2686.0
V <sub>IN</sub> 18	-221.5	-2686.0
V <sub>IN</sub> 17	-626.5	-2686.0
V <sub>IN</sub> 16	-1031.5	-2686.0
V <sub>IN</sub> 15	-1436.5	-2686.0
V <sub>IN</sub> 14	-2412.0	-2686.0
V <sub>IN</sub> 13	-2817	-2686.0
V <sub>IN</sub> 12	-3222	-2686.0
V <sub>IN</sub> 11	-3627	-2686.0
V <sub>IN</sub> 10	-4032	-2686.0
V <sub>IN</sub> 9	-4437	-2686.0
V <sub>IN</sub> 8	-4842	-2686.0
V <sub>IN</sub> 7	-5247	-2686.0
V <sub>IN</sub> 6	-5652	-2686.0
V <sub>IN</sub> 5	-6052	-2686.0
V <sub>IN</sub> 4	-6462	-2686.0
V <sub>IN</sub> 3	-6867	-2686.0
V <sub>IN</sub> 2	-7272	-2686.0
V <sub>IN</sub> 1	-7677	-2686.0
V <sub>IN</sub> 0	-8082	-2686.0
V <sub>DD</sub>	-8373	-2250.5
V <sub>NN</sub>	-8373	-1949.0
GND	-8367	-1561.
V <sub>DD</sub>	-8387	-1143.0
V <sub>NN</sub>	-8338.5	577.5
GND	-8341.0	916.5



## Pin Description

Pin #	Function	Description
33, 100	$V_{PP}$	High voltage positive supply. There are two pads.
99	$B_{YP}-V_{PP}$	A low voltage 1.0 to 10nF decoupling capacitor across $V_{PP}$ and $B_{YP}-V_{PP}$ is required.
42, 45, 87, 91	$V_{DD}$	Analog low voltage positive supply. There are four pads.
93	$B_{YP}-V_{DD}$	A low voltage 1.0 to 10nF decoupling capacitor across $V_{DD}$ and $B_{YP}-V_{DD}$ is required.
40, 44, 88, 94	$V_{NN}$	Analog low voltage negative supply. There are four pads.
92	$B_{YP}-V_{NN}$	A low voltage 1.0 to 10nF decoupling capacitor across $V_{NN}$ and $B_{YP}-V_{NN}$ is required.
39, 43, 86, 89	GND	Digital ground. There are four pads.
98	$R_{SOURCE}$	External resistor from $R_{SOURCE}$ to $V_{NN}$ sets output current sourcing limit. Current limit is approximately 12.5V divided by $R_{SOURCE}$ resistor value.
97	$R_{SINK}$	External resistor from $R_{SINK}$ to $V_{NN}$ sets output current sinking limit. Current limit is approximately 12.5V divided by $R_{SINK}$ resistor value.
95	Anode	Anode side of of a low voltage silicon diode that can be used to monitor die temperature.
96	Cathode	Cathode side of of a low voltage silicon diode that can be used to monitor die temperature.
48-79	$V_{IN}0$ to $V_{IN}31$	Amplifier inputs.
1-32	$HV_{OUT}0$ to $HV_{OUT}31$	Amplifier outputs.

## Pin Configuration



**100-Lead MQFP**  
(top view)

## Pin Configuration

Pin	Function
1	HV <sub>OUT</sub> 31
2	HV <sub>OUT</sub> 30
3	HV <sub>OUT</sub> 29
4	HV <sub>OUT</sub> 28
5	HV <sub>OUT</sub> 27
6	HV <sub>OUT</sub> 26
7	HV <sub>OUT</sub> 25
8	HV <sub>OUT</sub> 24
9	HV <sub>OUT</sub> 23
10	HV <sub>OUT</sub> 22
11	HV <sub>OUT</sub> 21
12	HV <sub>OUT</sub> 20
13	HV <sub>OUT</sub> 19
14	HV <sub>OUT</sub> 18
15	HV <sub>OUT</sub> 17
16	HV <sub>OUT</sub> 16
17	HV <sub>OUT</sub> 15
18	HV <sub>OUT</sub> 14
19	HV <sub>OUT</sub> 13
20	HV <sub>OUT</sub> 12
21	HV <sub>OUT</sub> 11
22	HV <sub>OUT</sub> 10
23	HV <sub>OUT</sub> 9
24	HV <sub>OUT</sub> 8
25	HV <sub>OUT</sub> 7

Pin	Function
26	HV <sub>OUT</sub> 6
27	HV <sub>OUT</sub> 5
28	HV <sub>OUT</sub> 4
29	HV <sub>OUT</sub> 3
30	HV <sub>OUT</sub> 2
31	HV <sub>OUT</sub> 1
32	HV <sub>OUT</sub> 0
33	V <sub>PP</sub>
34	NC
35	NC
36	NC
37	NC
38	NC
39	GND
40	V <sub>NN</sub>
41	NC
42	V <sub>DD</sub>
43	GND
44	V <sub>NN</sub>
45	V <sub>DD</sub>
46	NC
47	NC
48	V <sub>IN</sub> 0
49	V <sub>IN</sub> 1
50	V <sub>IN</sub> 2



Pin	Function
51	V <sub>IN</sub> 3
52	V <sub>IN</sub> 4
53	V <sub>IN</sub> 5
54	V <sub>IN</sub> 6
55	V <sub>IN</sub> 7
56	V <sub>IN</sub> 8
57	V <sub>IN</sub> 9
58	V <sub>IN</sub> 10
59	V <sub>IN</sub> 11
60	V <sub>IN</sub> 12
61	V <sub>IN</sub> 13
62	V <sub>IN</sub> 14
63	V <sub>IN</sub> 15
64	V <sub>IN</sub> 16
65	V <sub>IN</sub> 17
66	V <sub>IN</sub> 18
67	V <sub>IN</sub> 19
68	V <sub>IN</sub> 20
69	V <sub>IN</sub> 21
70	V <sub>IN</sub> 22
71	V <sub>IN</sub> 23
72	V <sub>IN</sub> 24
73	V <sub>IN</sub> 25
74	V <sub>IN</sub> 26
75	V <sub>IN</sub> 27

Pin	Function
76	V <sub>IN</sub> 28
77	V <sub>IN</sub> 29
78	V <sub>IN</sub> 30
79	V <sub>IN</sub> 31
80	NC
81	NC
82	NC
83	NC
84	NC
85	NC
86	GND
87	V <sub>DD</sub>
88	V <sub>NN</sub>
89	GND
90	NC
91	V <sub>DD</sub>
92	B <sub>YP</sub> -V <sub>NN</sub>
93	B <sub>YP</sub> -V <sub>DD</sub>
94	V <sub>NN</sub>
95	Anode
96	Cathode
97	R <sub>SINK</sub>
98	R <sub>SOURCE</sub>
99	B <sub>YP</sub> -V <sub>PP</sub>
100	V <sub>PP</sub>

Note: NC = No Connect

# 100-Lead MQFP Package Outline (FG)

20x14mm body, 3.15mm height (max.), 0.65mm pitch, 3.2mm footprint



**Note 1:**

A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier may be either a mold, or an embedded metal or marked feature.

Symbol	A	A1	A2	b	D	D1	E	E1	e	L	L1	L2	θ	θ1	
Dimension (mm)	MIN	2.50	0.00	2.50	0.22	22.95	19.80	16.95	13.90	0.65 BSC	0.73	1.60 REF	0.25 BSC	0°	5°
	NOM	-	-	2.70	-	23.20	20.00	17.20	14.00		0.88		-	-	
	MAX	3.15	0.25	2.90	0.40	23.45	20.20	17.45	14.20		1.03		7°	16°	

JEDEC Registration MS-022, Variation GC-2, Issue B, Dec. 1996.

Drawings not to scale.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <http://www.supertex.com/packaging.html>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: <http://www.supertex.com>.