

Structure Product name Model No. Features Silicon monolithic integrated circuit Strobe capacitor charging control IC

BD4215NUV

- 1. Built-in power transistor
- Adjustable transformer primary-side peak current to linear current with the I_PEAK pin
- 3. Charging control switching with the CHARGE_ON pin
- 4. Includes high precision full charge voltage detection circuit and output pin
- 5. Various built-in protective circuits (TSD, UVLO, SDP)
- 6. Built-in IGBT driver
- 7. Employs small package: VSON010V3030 (3.0 mm×3.0 mm×1.0 mm)

Absolute Maximum Ratings(Ta=25°C)

| Parameter | | Symbol | Rating | Unit |
|----------------------------|--------------------------------|--------|--------------------|------|
| VCC s | VCC supply voltage | | -0.3 to 7 | V |
| 0)4/ - 1 | Voltage | VSW | 50 | ٧ |
| SW pin | Current *1 | ISW | 3 | Α |
| VOUT pin voltage | | VVOUT | -14 to 50 | ٧ |
| Input pin voltage (CHARGE_ | ON, I_PEAK, FLASH_ON, IGBT_EN) | VI | -0.3 to 7 | > |
| Operating t | emperature range | Topr | -20 to +85 | ç |
| Storage to | emperature range | Tstg | -55 to +150 | ç |
| Junction temperature | | Tjmax | 150 | °C |
| Power dissipation | | Pd | 1270 ^{*2} | mW |

Operating Conditions(Ta=25°C)

| Parameter | | Symbol | Rating | Unit |
|--|---------------------|--------|------------|------|
| VCC st | upply voltage range | VCC | 2.6 to 5.5 | V |
| 0144 | Voltage | VSW | 45 | V |
| SW pin | Current *3 | ISW | 2.5 | Α |
| Input pin voltage (CHARGE_ON, I_PEAK, FLASH_ON, IGBT_EN) | | VI | 0 to VCC | V |

^{*1} Pulse width: 100 µs

Outside marking and dimension (UNIT:mm)




Fig.1 Outside marking and dimension

o Pin No.

| PIN No. | Pin Name | Function |
|---------|-----------|---|
| 1 | PGND | Power GND pin |
| 2 | IGBT_OUT | IGBT Driver output pin |
| 3 | FLASH_ON | IGBT Driver output start signal input pin |
| 4 | XFULL | Full charge detection signal output pin |
| 5 | I_PEAK | lpeak current control signal input pin |
| 6 | IGBT_EN | IGBT Driver operation restriction input pin |
| 7 | CHARGE_ON | Charge start signal input pin |
| 8 | VCC | VCC supply pin |
| 9 | VOUT | Secondary voltage detection pin |
| 10 | SW | Switching pin |

This is not designed for radiation resistance.

Notes on this document

The Japanese version of this document is the formal specifications. The translated version of the document should be used for reference.

If there is any difference between the formal specifications and the translated version, the formal specifications shall take priority.

^{*2:} Reduced by 10.16 mW/°C at Ta=25°C or more (When mounted on a 74.2 mmx74.2 mmx1.6 mm glass epoxy, 4-layer board: Surface radiating copper foil of 6.28mm², copper foil laminated in each layer)



Electrical Characteristics (Ta=25°C,VCC=V(CHARGE_ON)=3.3V, V(I_PEAK)=1.0V,V(FLASH_ON)=0V, V(IGBT_EN)=0V, unless otherwise specified.)

| Parameter | Symbol | | Target Value | <u> </u> | Linit | Condition |
|---|---|--------------------|---------------------------|----------------------|--------------------|---|
| | | Min Standard | | Max. | Unit | Condition |
| [Overall device] | | | | | | |
| VCC current consumption 1 | lcc1 | 65 | 90 | 145 | mA | At Output ON, V(I_PEAK)=0V |
| VCC current consumption 2 | lcc2 | 75 | 95 | 150 | mA | At Output ON, V(I_PEAK)=1V |
| VCC current consumption 3 | lcc3 | 115 | 140 | 200 | mA | At Output ON, V(I_PEAK)=3V |
| Circuit current during standby operation | I _{STB} | - | - | 1 | μA | V(CHARGE_ON)=0V |
| [Standby control CHARGE_ON pin] | | • | | | | <u> </u> |
| CHARGE_ON pin high voltage | $V_{ch}H$ | 2 | - | - | V | |
| CHARGE_ON pin low voltage | V _{ch} L | - | - | 0.6 | V | |
| CHARGE_ON pin sink current | I(CHARGE ON) | 12 | 24 | 36 | μA | V(CHARGE_ON)=3.3V |
| Unresponsive time when CHARGE_ON shorted | T _(CHARGE_ON) | 6 | 12.5 | 25 | μs | |
| IC startup time | TOP | 17.5 | 60 | 130 | μs | Time for V(CHARGE_ON)="H"→VSW="L" |
| Transformer primary-side driver block] | | | | | | 1 - (|
| SW pin leak peak current | I _{SWL} | - | - | 1 | μA | V(SW)=45V |
| SW pin peak current 1 | I _{PEAK} 1 | 0.77 | 0.87 | 0.97 | A | V(I_PEAK)=0V |
| SW pin peak current 2 | I _{PEAK} 2 | 1.57 | 1.67 | 1.77 | A | V(I_PEAK)=3V |
| SW saturation voltage | V _{SAT} | - | 0.3 | 0.6 | V | I(SW)=0.5A |
| [Charging characteristics adjustment block] | * SAI | | 0.0 | 0.0 | • | 1 .// |
| PEAK sink current | I _(I PEAK) | I . | 2.5 | 5 | μA | |
| Maximum ON time | T _(ONMAX) | 25 | 50 | 100 | μs | |
| Maximum OFF time | T _(OFFMAX) | 12 | 25 | 50 | μs | |
| [Transformer secondary-side detection block] | (OFFMAX) | 12 | 20 | 30 | μο | |
| Full charge detection voltage | V _{outth} | 29.7 | 30 | 30.3 | V | |
| Full charge detection voltage AC1 | V _{OUTTH_AC1} | 29.66 | 30.27 | 30.87 | V | Measured according to Fig. 2-1 Measurement Circuit |
| uli charge detection voltage ACT | VOUTTH_AC1 | 29.00 | 30.27 | 30.07 | V | Diagram. |
| XFULL reaction time | T _(XFULL) | 160 | 360 | 480 | nsec | Measured according to Fig. 2-1 Measurement Circuit |
| | (XI OLL) | | | | | Diagram. |
| Full charge detection voltage AC2 | V _{OUTTH_AC2} | 30.11 | 30.72 | 31.33 | V | Measured according to Fig. 2-2 Measurement Circuit |
| 3 | 001111_A02 | | | | | Diagram. |
| VOUT pin sink current | I _(VOUT) | 1 | 2 | 4 | mA | V(VOUT)=30V |
| OFF detection voltage | V _{OFF} L | -1.3 | -0.5 | -0.2 | V | , |
| XFULL pin high side ON resistance | R _{XFULL} H | - | 1 | 2 | kΩ | V(XFULL)=VCC-0.5V |
| XFULL pin low side ON resistance | R _{XFULL} L | - | 1 | 2 | kΩ | V(XFULL)=0.5V, V(VOUT)>VOUTTH |
| [Protective circuit block] | - AI OLL | • | | | | |
| UVLO detection voltage | V _{UVLO} L | 1.9 | 2.05 | 2.2 | V | VCC detection (falling) |
| | | | 200 | 250 | mV | - (· · · · · · · · · · · · · · · · · · |
| JVLO hvsteresis width | VIIVIOHVS | 150 | | | | 1 |
| UVLO hysteresis width | V _{UVLOHYS} | 150 | 200 | | | |
| [IGBT driver block] | | 90 | 140 | 200 | mA | V(FLASH ON)=3,3V, V(IGBT OUT)=0V. |
| , | V _{UVLOHYS} | | | 200 | mA | V(FLASH_ON)=3.3V, V(IGBT_OUT)=0V, V(IGBT_EN)=3.3V, V(CHARGE_ON)=0V |
| [IGBT driver block] High-level output short circuit current | | | | 200 | mA mA | V(IGBT_EN)=3.3V, V(CHARGE_ON)=0V |
| [IGBT driver block] | loso | 90 | 140 | | | V(IGBT_EN)=3.3V, V(CHARGE_ON)=0V V(FLASH_ON)=0V, V(IGBT_OUT)=3.3V, |
| [IGBT driver block] High-level output short circuit current Low-level output short circuit current | loso | 90 | 140 | | | V(IGBT_EN)=3.3V, V(CHARGE_ON)=0V V(FLASH_ON)=0V, V(IGBT_OUT)=3.3V, V(IGBT_EN)=3.3V |
| [IGBT driver block] High-level output short circuit current Low-level output short circuit current FLASH_ON high-level input voltage range | loso Iosi V _{FLASH ON} H | 90 25 | 140 | 55 | mA | V(IGBT_EN)=3.3V, V(CHARGE_ON)=0V V(FLASH_ON)=0V, V(IGBT_OUT)=3.3V, V(IGBT_EN)=3.3V V(IGBT_EN)=3.3V, V(CHARGE_ON)=0V |
| [IGBT driver block] High-level output short circuit current Low-level output short circuit current FLASH_ON high-level input voltage range FLASH_ON low-level input voltage range | loso Iosi V _{FLASH ON} H V _{FLASH ON} L | 90 25 2 | 140 | 55 - 0.6 | mA V V | V(IGBT_EN)=3.3V, V(CHARGE_ON)=0V V(FLASH_ON)=0V, V(IGBT_OUT)=3.3V, V(IGBT_EN)=3.3V V(IGBT_EN)=3.3V, V(CHARGE_ON)=0V V(IGBT_EN)=3.3V, V(CHARGE_ON)=0V |
| [IGBT driver block] High-level output short circuit current Low-level output short circuit current FLASH_ON high-level input voltage range FLASH_ON low-level input voltage range FLASH_ON sink current | Ioso Iosi V _{FLASH} ONH V _{FLASH} ONL I _{(FLASH} ON) | 90 25 2 - | 140 | 55 - | mA V | V(IGBT_EN)=3.3V, V(CHARGE_ON)=0V V(FLASH_ON)=0V, V(IGBT_OUT)=3.3V, V(IGBT_EN)=3.3V V(IGBT_EN)=3.3V, V(CHARGE_ON)=0V V(IGBT_EN)=3.3V, V(CHARGE_ON)=0V V(FLASH_ON)=3.3V |
| [IGBT driver block] High-level output short circuit current Low-level output short circuit current FLASH_ON high-level input voltage range FLASH_ON low-level input voltage range | loso Iosi V _{FLASH ON} H V _{FLASH ON} L | 90 25 2 | 140 40 - - 24 | 55 - 0.6 36 | mA V V μA | V(IGBT_EN)=3.3V, V(CHARGE_ON)=0V V(FLASH_ON)=0V, V(IGBT_OUT)=3.3V, V(IGBT_EN)=3.3V V(IGBT_EN)=3.3V, V(CHARGE_ON)=0V V(IGBT_EN)=3.3V, V(CHARGE_ON)=0V |

Measurement Circuit Diagram for Full Charge
 Detection Voltage AC1




Fig.2-1 Measurement Circuit Diagram and Timing Chart Block Diagram

Measurement Circuit Diagram for Full Charge Detection Voltage AC2




Fig.2-2 Measurement Circuit Diagram and Timing Chart






Fig.3. Block Diagram

o UVLO, TSD and SDP




Fig.4 Timing Chart: Under Protective Circuit Operation

□ UVLO

If the VCC voltage is reduced to the UVLO detection voltage specified in the electrical characteristics or less, the UVLO protective circuit is activated and the charging operation temporarily stops. (See Time $\mathbb O$ and $\mathbb O$ in Fig.4.) After that, when the VCC voltage becomes the UVLO release voltage or more, the charging operation automatically restarts. (See Time $\mathbb O$ and $\mathbb O$ in Fig.4.)

This UVLO also works for the IGBT_OUT pin. If the VCC voltage becomes the UVLO detection voltage or less, the IGBT_OUT voltage is forced to be set to "L".

□ Thermal Shut Down (TSD)

It protects the IC against thermal runaway due to excessive temperature rise (Tj>185°C, [TYP]). After detection, the charging operation temporarily stops (See time **G** in Fig.4.), and when the chip temperature decreases, (Tj<155°C, [TYP]), it automatically restarts. (See Time **G** in Fig.4.)

□ VOUT pin short detection (SDP)

If the VOUT pin becomes the GND level due to any failure and the PowerTr repeats switching 2^{16} (=65536) times which is the SDP count number (TSDP) at the maximum OFF time, it is judged as an error and the charging operation is forced to be stopped. (See Time $\ B$ in Fig.4.) If the CHARGE_ON pin is changed from "L" to "H" and the UVLO detection is released, it restarts.



o Precautions for Use

1. Absolute Maximum Rating

When impressed voltage, operating temperature range, etc., exceed the absolute maximum rating, the possibility of deterioration or destruction may exist. In addition, it is impossible to assume a destructive situation, such as short circuit mode, open circuit mode, etc. If a special mode exceeding the absolute maximum rating is assumed, please review to provide physical safety means such as fuse, etc.

2. PGND potential (excluding SW, VOUT pins)

Maintain the PGND pin potential at the minimum level under the operating conditions. Furthermore, keep the pin except the PGND pin at a voltage higher than the PGND pin voltage including an actual transient phenomenon. However, keep the VOUT pin at a voltage higher than the voltage specified in the absolute maximum ratings.

3. Thermal Design

Work out the thermal design with sufficient margin taking power dissipation (Pd) at the actual operation condition into account.

4. Protective circuit

The output circuit of this IC does not have a built-in protective circuit against abnormal conditions such as overcurrent protection. Therefore, if a load exceeding the package power is applied or a short circuit occurs, the IC may be damaged. Before use, carefully design the circuit around the set.

5. Short Circuit between Pins and Wrong Mounting

Sufficient caution is required for IC direction or displacement when installing IC on PCB. If IC is installed incorrectly, it may be broken. Also, the threat of destruction may exist in short circuits caused by foreign object invasion between outputs or output and GND of the power supply.

6. Common Impedance

When providing a power supply and GND wirings, give sufficient consideration to lowering common impedance, reducing ripple (i.e. making thick and short wiring, reducing ripple by LC, etc.) as much as possible.

IC Pin Input

This is the monolithic IC and has P⁺ isolation and P substrate for element isolation between each element. By the P layer and N layer of each element, a P-N junction is formed and various parasitic elements are configured. For example, resistor and transistor are connected to a pin as shown in Fig.-5;

- oP-N junction operates as a parasitic diode when GND > (Pin A) in the case of the resistor, and when GND > (Pin B) in the case of the transistor (NPN).
- oAlso, a parasitic NPN transistor operates by the N layer of another element adjacent to the previous diode in the case of a transistor (NPN) when GND > (Pin B).

The parasitic element consequently emerges through the potential relationship because of IC's structure. The parasitic element pulls interference out of the circuit which may be the cause of malfunction or destruction. Therefore, excessive caution is required to avoid operation of the parasitic element which is caused by applying voltage to the input pin lower than GND (P board), etc.




Fig.5 Simplified Structure Example, Bipolar IC

Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.



Thank you for your accessing to ROHM product informations.

More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

http://www.rohm.com/contact/