

The revision list can be viewed directly by clicking the title page.

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.

16

# H8S/2169 F-ZTAT™. H8S/2149 F-ZTAT™

Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

> H8S/2169 HD64F2169

> H8S/2149 HD64F2149

Tardware

Rev. 3.00 Revision Date: Jan 18, 2006

RenesasTechnology www.renesas.com

#### Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
  - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
  - Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
  - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



#### **General Precautions on the Handling of Product**

#### 1. Treatment of NC Pins

Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

#### 2. Treatment of Unused Input Pins

Note: Fix all unused input pins to high or low level.

Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a pass-through current flows internally, and a malfunction may occur.

#### 3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined. The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.

#### 4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these address. Do not access these registers: the system's operation is not guaranteed if they are accessed.



### **Preface**

The H8S/2149 and H8S/2169 F-ZTAT<sup>TM</sup> comprises high-performance microcomputers with a 32-bit H8S/2000 CPU core, and a set of on-chip supporting functions required for system configuration.

The H8S/2000 CPU can execute basic instructions in one state, and is provided with sixteen internal 16-bit general registers with a 32-bit configuration, and a concise and optimized instruction set. The CPU can handle a 16-Mbyte linear address space (architecturally 4 Gbytes). Programs based on the high-level language C can also be run efficiently.

Single-power-supply flash memory (F-ZTAT<sup>TM\*</sup>) is available, providing a quick and flexible response to conditions from ramp-up through full-scale volume production, even for applications with frequently changing specifications.

On-chip peripheral functions include a 16-bit free-running timer (FRT), 8-bit timer (TMR), watchdog timer (WDT), two PWM timers (PWM and PWMX), a serial communication interface (SCI, IrDA), I<sup>2</sup>C bus interface (IIC), PS/2-compatible keyboard buffer controller, host interface (HIF:XBS and LPC), D/A converter (DAC), A/D converter (ADC), and I/O ports.

An on-chip data transfer controller (DTC) is also provided, enabling high-speed data transfer without CPU intervention.

Use of the H8S/2149 and H8S/2169 F-ZTAT<sup>TM</sup> enables compact, high-performance systems to be implemented easily. The comprehensive PC-related interface functions and  $16 \times 8$  matrix keyscan functions are ideal for applications such as notebook PC keyboard control and intelligent battery and power supply control. In particular, the provision of two on-chip host interfaces—a conventional X-BUS (ISA) interface and an LPC interface (a new standard)—provide flexible support for PC systems in a period of transition.

This manual describes the hardware of the H8S/2149 and H8S/2169 F-ZTAT<sup>TM</sup>. Refer to the *H8S/2600 Series and H8S/2000 Series Programming Manual* for a detailed description of the instruction set.

This manual describes the hardware of the H8S/2149 and H8S/2169 F-ZTAT™. Although the H8S/2169 is not explicitly mentioned in Section 2 to 7 or Section 9 to 22, the descriptions in these Sections apply to both the H8S/2149 and H8S/2169.

Note: \* F-ZTAT (Flexible-ZTAT) is a trademark of Renesas Technology Corp.



# Main Revisions in This Edition

	Page	Revision (	See Manı	al for	Detai	ils)					
All	_	All references to Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names changed to Renesas Technology Corp. Designation for categories changed from "series" to "group"									
4.5 Stack Status after Exception Handling	99	Note * deleted from figure 4.5(2)									
Figure 4.5(2) Stack Status after Exception Handling (Advanced Mode)											
5.1.4 Register	104	Note *4 ad	ded to tab	le 5.2							
Configuration		Name		Abbrevi	ation	R/W	Initi	al Value	Add	Iress*1	
Table 5.2 Interrupt Controller Registers		Wakeup event int register B	errupt mask	WUEMR	В	R/W	H'FF	=	H'FI	H'FE44*4	
		Note: 4. When the must be clean			MRB	, the N	(STP	) bit in	MSTI	PCRL	
8.12.3 Pin Functions	264	Note * add	ed to table	8 24							
T 004 D .D				, O. <u> </u>							
Table 8.24 Port B Pin Functions		Pin PB0/D0/WUE0/ HIRQ3/LSMI	Selection Me The pin funct the operating	ethod and	ched as	shown bel					
		PB0/D0/WUE0/	The pin funct the operating bit PB0DDR.	ethod and ion is swit mode, bit	ched as s s HI12E Mode 1,	shown bel and CS3E		CR2, bit A	BW in WS		
		PB0/D0/WUE0/	The pin funct the operating bit PB0DDR.	ethod and ion is swit mode, bit	ched as s s HI12E Mode 1,	shown bel		CR2, bit A	BW in WS		
		PB0/D0/WUE0/	The pin funct the operating bit PB0DDR. Operating mode	ethod and ion is swit mode, bit	ched as s s HI12E Mode 1,	shown bel and CS3E	Either	Mode (EXP	BW in WS	SCR, and	
		PB0/D0/WUE0/	The pin funct the operating bit PB0DDR. Operating mode LSMIE	ethod and ion is swit mode, bit	ched as s s HI12E Mode 1, and 3 (E	shown bel and CS3E	Either	Mode (EXP	BW in WS	SCR, and	
		PB0/D0/WUE0/	The pin funct the operating bit PB0DDR.  Operating mode  LSMIE  HI12E	ethod and ion is swit mode, bit	ched as s s HI12E Mode 1, and 3 (E —	shown bel and CS3E	Either	Mode (EXP	BW in WS as 2, 3 E = 0)	1 —*	
		PB0/D0/WUE0/	The pin funct the operating bit PB0DDR.  Operating mode  LSMIE  HI12E  CS3E  ABW  PB0DDR	modes 2	Mode 1, and 3 (E	shown bell and CS3E  XPE = 1)	Either to	Mode (EXP) 0 cleared 0 0	BW in WS as 2, 3 E = 0)  1 1	1* * *	
		PB0/D0/WUE0/	The pin funct the operating bit PB0DDR.  Operating mode  LSMIE  HI12E  CS3E  ABW	ethod and ion is swit mode, bit modes 2	Mode 1, and 3 (E	shown bel and CS3E XPE = 1)	Either to	Mode (EXP 0 cleared	BW in WS	1 * *	
		PB0/D0/WUE0/	The pin funct the operating bit PB0DDR.  Operating mode  LSMIE  HI12E  CS3E  ABW  PB0DDR	modes 2	Mode 1, and 3 (E	Shown bell and CS3E  XPE = 1)  1  PB0 output	Either to 0 PB0 input	Mode (EXP)  Calculate of the control	s 2, 3 E = 0)	1*****	
		PB0/D0/WUE0/	The pin funct the operating bit PBODDR.  Operating mode  LSMIE  HI12E  CS3E  ABW  PBODDR  Pin function	modes 2  0  0  D0  I/O pin	Mode 1, and 3 (E	shown bell and CS3E  XPE = 1)  1	Either to O PB0 input pin	Mode (EXP 0 Cleared 10 0 - 1 PB0 output pin LSMI in nput pin nput pin	BW in WS as 2, 3 E = 0)  1 1 HIRQ3 output pin nput pin	1*** LSMI output pin	
		PB0/D0/WUE0/	The pin funct the operating bit PB0DDR.  Operating mode  LSMIE  HI12E  CS3E  ABW  PB0DDR  Pin function	modes 2  0  D0  I/O pin	Mode 1, and 3 (E	Shown beland CS3E  XPE = 1)  1  1  PB0 output pin	Either to O PB0 input pin	Mode (EXP 0 Cleared 10 0 - 1 PB0 output pin LSMI in nput pin nput pin	BW in WS as 2, 3 E = 0)  1 1 HIRQ3 output pin nput pin	1*** LSMI output pin	
		PB0/D0/WUE0/	The pin funct the operating bit PB0DDR.  Operating mode  LSMIE  HI12E  CS3E  ABW  PB0DDR  Pin function	modes 2  0  D0 I/O pin	Mode 1, and 3 (E	Shown bell and CS3E  XPE = 1)  1	Either to 0 PB0 input pin WUE0 iHICR0, bi	Mode (EXP)  Octleared o 0	BW in WS as 2, 3 E = 0)  1 1 HIRQ3 output pin aput pin	1*** LSMI output pin	

Item	Page	Revision (See Manual for Details)
16.4 Usage Notes	551 to 558	Description added
		<ul> <li>Notes on WAIT Function of the I<sup>2</sup>C Bus Interface</li> </ul>
		<ul> <li>Notes on ICDR Reads and ICCR Access in Slave Transmit Mode</li> </ul>
		<ul> <li>Notes on TRS Bit Setting in Slave Mode</li> </ul>
		<ul> <li>Notes on Arbitration Lost in I<sup>2</sup>C Bus Interface</li> </ul>
		<ul> <li>Notes on Interrupt Occurrence after ACKB Reception</li> </ul>
		<ul> <li>Notes on TRS Bit Setting and ICDR Register Access in I<sup>2</sup>C Bus Interface</li> </ul>
20.2.3 A/D Control	668	Description amended
Register (ADCR)		Bits 5 to 0 (Before) Reserved: Should always be written with 1. $\rightarrow$ (After) Reserved: Always be read as1, and cannot be modified.
20.4.3 Input	676	Figure 20.5 amended
Sampling and A/D Conversion Time		(1)
Figure 20.5 A/D Conversion Timing		•
		Address (2)
		Write signal
24.2.2 Low-Power Control Register	753	Bit figure amended
(LPWRCR)		Bit 7 6 5 4 3 2 1 0    DTON   LSON   NESEL   EXCLE
		Initial value         0         <
24.5.1 Module Stop	760	Module of MSTPCRL register amended
Mode		MSTO0 (Before) Host Interface (HIF: LPC), keyboard buffer
Table 24.4 MSTP Bits and Corresponding On- Chip Supporting Modules		controller (PS2) → (After) Host Interface (HIF: LPC), wakeup event interrupt mask register B (WUEMRB)

Item	Page	Revision (See Manual for Details)
24.12 Usage Notes 24.12.1 On-Chip Peripheral Module 24.12.2 Entering Subactive/Watch Mode and DTC Module Mode	770	Section 24.12 added
25.6 Flash Memory Characteristics	805	Table 25.15 amended
Table 25.15 Flash Memory		$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
Characteristics		Erase time******** tE — 100 1200 ms/block
Characteristics		Reprogramming count N <sub>wec</sub> 100** 10000** — Times
		Data retention time**0 t <sub>ORP</sub> 10 — Years
		are guaranteed after rewriting (Guarantee range is 1 to minimum value).  9. Reference value for 25C° (as a guide line, rewriting should normally function up to this value).  10. Data retention characteristics when rewriting is performed within the specification range, including the minimum value.
A.5 Bus Status during Instruction Execution Table A.6 Instruction Execution Cycle	867, 872, 873	Note * 9 deleted
B.2 Register Selection Conditions	884	Table amended  Lower Register H8S/2149 Register H8S/2169 Register Address Name Selection Conditions Selection Conditions Module Name  HTE43 HICR3
		H'FE44         WUEMRB         MSTP0 = 0         MSTP0 = 0         Interrupt controller           H'FE46         PGODR         —         No conditions         Ports
B.3 Functions	927	SYSCR2 H'FF83 HIF (XBS)
		Figure added

Item	Page	Revision (See Manual for Details)
Appendix G Package Dimensions	1042	Figure G.1 replaced
Figure G.1 Package Dimensions (FP-100B)		
Figure G.2 Package Dimensions (TFP- 100B)	1043	Figure G.2 replaced
Figure G.3 Package Dimensions (TFP-144)	1044	Figure G.3 replaced

## Contents

Sect	ion 1	Overview	1
1.1	Overvi	ew	1
1.2	Block	Diagram	7
1.3	Pin Ar	rangement and Functions	9
	1.3.1	Pin Arrangement	9
	1.3.2	Pin Functions in Each Operating Mode	11
	1.3.3	Pin Functions	22
Sect	ion 2	CPU	33
2.1	Overvi	ew	33
	2.1.1	Features	33
	2.1.2	Differences between H8S/2600 CPU and H8S/2000 CPU	34
	2.1.3	Differences from H8/300 CPU	35
	2.1.4	Differences from H8/300H CPU	35
2.2	CPU C	Operating Modes	36
2.3	Addres	ss Space	41
2.4		er Configuration	42
	2.4.1	Overview	42
	2.4.2	General Registers	43
	2.4.3	Control Registers	44
	2.4.4	Initial Register Values	46
2.5	Data F	ormats	47
	2.5.1	General Register Data Formats	47
	2.5.2	Memory Data Formats	49
2.6	Instruc	tion Set	50
	2.6.1	Overview	50
	2.6.2	Instructions and Addressing Modes	51
	2.6.3	Table of Instructions Classified by Function	52
	2.6.4	Basic Instruction Formats	60
	2.6.5	Notes on Use of Bit-Manipulation Instructions	61
2.7	Addres	ssing Modes and Effective Address Calculation	61
	2.7.1	Addressing Mode	61
	2.7.2	Effective Address Calculation	64
2.8	Proces	sing States	68
	2.8.1	Overview	68
	2.8.2	Reset State	69
	2.8.3	Exception-Handling State	70
	2.8.4	Program Execution State	71

	2.8.5	Bus-Released State	71
	2.8.6	Power-Down State	71
2.9	Basic 7	Fiming	72
	2.9.1	Overview	72
	2.9.2	On-Chip Memory (ROM, RAM)	72
	2.9.3	On-Chip Supporting Module Access Timing (Internal I/O Register 1 and 2)	74
	2.9.4	On-Chip Supporting Module Access Timing (Internal I/O Register 3)	75
	2.9.5	External Address Space Access Timing	77
2.10	Usage	Note	77
	2.10.1	TAS Instruction	77
	2.10.2	STM/LDM Instruction	77
Sect	ion 3	MCU Operating Modes	79
3.1	Overvi	ew	79
	3.1.1	Operating Mode Selection	79
	3.1.2	Register Configuration	80
3.2	Registe	er Descriptions	80
	3.2.1	Mode Control Register (MDCR)	80
	3.2.2	System Control Register (SYSCR)	81
	3.2.3	Bus Control Register (BCR)	83
	3.2.4	Serial Timer Control Register (STCR)	84
3.3	Operat	ing Mode Descriptions	86
	3.3.1	Mode 1	86
	3.3.2	Mode 2	86
	3.3.3	Mode 3	86
3.4	Pin Fu	nctions in Each Operating Mode	87
3.5	Memor	ry Map in Each Operating Mode	87
Sect	ion 4	Exception Handling	91
4.1	Overvi	ew	91
	4.1.1	Exception Handling Types and Priority	91
	4.1.2	Exception Handling Operation.	92
	4.1.3	Exception Sources and Vector Table	92
4.2	Reset		94
	4.2.1	Overview	94
	4.2.2	Reset Sequence	94
	4.2.3	Interrupts after Reset	96
4.3	Interru	pts	97
4.4	Trap Ir	nstruction	98
4.5	Stack S	Status after Exception Handling	99
4.6	Notes of	on Use of the Stack	100

Sect	tion 5	Interrupt Controller	. 101
5.1	Overv	iew	. 101
	5.1.1	Features	. 101
	5.1.2	Block Diagram	. 102
	5.1.3	Pin Configuration	. 103
	5.1.4	Register Configuration	. 104
5.2	Regist	er Descriptions	. 105
	5.2.1	System Control Register (SYSCR)	. 105
	5.2.2	Interrupt Control Registers A to C (ICRA to ICRC)	. 106
	5.2.3	IRQ Enable Register (IER)	. 107
	5.2.4	IRQ Sense Control Registers H and L (ISCRH, ISCRL)	. 107
	5.2.5	IRQ Status Register (ISR)	. 108
	5.2.6	Keyboard Matrix Interrupt Mask Register (KMIMR)	. 110
	5.2.7	Keyboard Matrix Interrupt Mask Register A (KMIMRA) Wakeup Event	
		Interrupt Mask Registr B (WUEMRB)	. 110
	5.2.8	Address Break Control Register (ABRKCR)	. 113
	5.2.9	Break Address Registers A to C (BARA to BARC)	. 114
5.3	Interru	pt Sources	. 115
	5.3.1	External Interrupts	. 115
	5.3.2	Internal Interrupts	. 117
	5.3.3	Interrupt Exception Vector Table	. 118
5.4	Addre	ss Breaks	. 121
	5.4.1	Features	. 121
	5.4.2	Block Diagram	. 121
	5.4.3	Operation	. 122
	5.4.4	Usage Notes	. 122
5.5	Interru	pt Operation	. 124
	5.5.1	Interrupt Control Modes and Interrupt Operation	. 124
	5.5.2	Interrupt Control Mode 0	. 127
	5.5.3	Interrupt Control Mode 1	. 129
	5.5.4	Interrupt Exception Handling Sequence	. 132
	5.5.5	Interrupt Response Times	. 133
5.6	Usage	Notes	. 134
	5.6.1	Contention between Interrupt Generation and Disabling	. 134
	5.6.2	Instructions that Disable Interrupts	. 135
	5.6.3	Interrupts during Execution of EEPMOV Instruction	. 135
5.7	DTC A	Activation by Interrupt	. 136
	5.7.1	Overview	. 136
	5.7.2	Block Diagram	. 136
	5.7.3	Operation	. 137

Sect	tion 6	Bus Controller	139		
6.1	Over	view	139		
	6.1.1	Features	139		
	6.1.2	Block Diagram	140		
	6.1.3	Pin Configuration	141		
	6.1.4	Register Configuration	141		
6.2	Regis	ster Descriptions	142		
	6.2.1	Bus Control Register (BCR)	142		
	6.2.2	Wait State Control Register (WSCR)	143		
6.3	Over	view of Bus Control	145		
	6.3.1	Bus Specifications	145		
	6.3.2	Advanced Mode	146		
	6.3.3	Normal Mode	146		
	6.3.4	I/O Select Signal	147		
6.4	Basic	Bus Interface	148		
	6.4.1	Overview	148		
	6.4.2	Data Size and Data Alignment	148		
	6.4.3	Valid Strobes	150		
	6.4.4	Basic Timing	151		
	6.4.5	Wait Control	159		
6.5	Burst ROM Interface				
	6.5.1	Overview	161		
	6.5.2	Basic Timing	161		
	6.5.3	Wait Control	163		
6.6	Idle (	Cycle	163		
	6.6.1	Operation	163		
	6.6.2	Pin States in Idle Cycle	164		
6.7	Bus A	Arbitration	165		
	6.7.1	Overview	165		
	6.7.2	Operation	165		
	6.7.3	Bus Transfer Timing	166		
Sect	tion 7	Data Transfer Controller	167		
7.1	Over	view	167		
	7.1.1	Features	167		
	7.1.2	Block Diagram	168		
	7.1.3	Register Configuration			
7.2	Regis	ster Descriptions			
	7.2.1	DTC Mode Register A (MRA)			
	7.2.2	DTC Mode Register B (MRB)			
	7.2.3	DTC Source Address Register (SAR)			

	7.2.4	DTC Destination Address Register (DAR)	173
	7.2.5	DTC Transfer Count Register A (CRA)	174
	7.2.6	DTC Transfer Count Register B (CRB)	174
	7.2.7	DTC Enable Registers (DTCER)	175
	7.2.8	DTC Vector Register (DTVECR)	176
	7.2.9	Module Stop Control Register (MSTPCR)	177
7.3	Operat	on	178
	7.3.1	Overview	178
	7.3.2	Activation Sources	180
	7.3.3	DTC Vector Table	182
	7.3.4	Location of Register Information in Address Space	184
	7.3.5	Normal Mode	185
	7.3.6	Repeat Mode	186
	7.3.7	Block Transfer Mode	187
	7.3.8	Chain Transfer	189
	7.3.9	Operation Timing	190
	7.3.10	Number of DTC Execution States	191
	7.3.11	Procedures for Using the DTC	193
	7.3.12	Examples of Use of the DTC	194
7.4	Interru	pts	196
7.5	Usage	Notes	196
Sect		I/O Ports	
8.1		ew	
8.2	Port 1.		203
	8.2.1	Overview	203
	8.2.2	Register Configuration	205
	8.2.3	Pin Functions in Each Mode	207
	8.2.4	MOS Input Pull-Up Function	208
8.3	Port 2.		209
	8.3.1	Overview	
	8.3.2	Register Configuration	211
	8.3.3	Pin Functions in Each Mode	213
	8.3.4	MOS Input Pull-Up Function.	215
8.4	Port 3.		216
	8.4.1	Overview	216
	8.4.2	Register Configuration	217
	8.4.3	Pin Functions in Each Mode	219
	8.4.4	MOS Input Pull-Up Function	220
8.5	Port 4.		221
	0 5 1	Occamian	221

	8.5.2	Register Configuration	221
	8.5.3	Pin Functions	223
8.6	Port 5.		226
	8.6.1	Overview	226
	8.6.2	Register Configuration	226
	8.6.3	Pin Functions	228
8.7	Port 6.		229
	8.7.1	Overview	229
	8.7.2	Register Configuration	230
	8.7.3	Pin Functions	233
	8.7.4	MOS Input Pull-Up Function	235
8.8	Port 7.		236
	8.8.1	Overview	236
	8.8.2	Register Configuration	236
	8.8.3	Pin Functions	237
8.9	Port 8.		238
	8.9.1	Overview	238
	8.9.2	Register Configuration	238
	8.9.3	Pin Functions	240
8.10	Port 9.		243
	8.10.1	Overview	243
	8.10.2	Register Configuration	244
	8.10.3	Pin Functions	246
8.11	Port A		249
	8.11.1	Overview	249
	8.11.2	Register Configuration	250
	8.11.3	Pin Functions	252
	8.11.4	MOS Input Pull-Up Function	256
8.12	Port B		257
	8.12.1	Overview	257
	8.12.2	Register Configuration	258
	8.12.3	Pin Functions	260
	8.12.4	MOS Input Pull-Up Function	265
8.13	Additio	onal Overview for H8S/2169	266
8.14	Ports C	, D	267
	8.14.1	Overview	267
	8.14.2	Register Configuration	268
	8.14.3	Pin Functions	271
	8.14.4	MOS Input Pull-Up Function.	271
8.15	Ports E	, F	272
	8.15.1	Overview	272

	8.15.2	Register Configuration	273
	8.15.3	Pin Functions	276
	8.15.4	MOS Input Pull-Up Function.	276
8.16	Port G		277
	8.16.1	Overview	277
	8.16.2	Register Configuration	277
	8.16.3	Pin Functions	280
	8.16.4	MOS Input Pull-Up Function	280
Sect	ion 9	8-Bit PWM Timers	281
9.1	Overvi	ew	281
	9.1.1	Features	281
	9.1.2	Block Diagram	282
	9.1.3	Pin Configuration	283
	9.1.4	Register Configuration	283
9.2	Registe	r Descriptions	284
	9.2.1	PWM Register Select (PWSL)	284
	9.2.2	PWM Data Registers (PWDR0 to PWDR15)	286
	9.2.3	PWM Data Polarity Registers A and B (PWDPRA and PWDPRB)	286
	9.2.4	PWM Output Enable Registers A and B (PWOERA and PWOERB)	287
	9.2.5	Peripheral Clock Select Register (PCSR)	288
	9.2.6	Port 1 Data Direction Register (P1DDR)	288
	9.2.7	Port 2 Data Direction Register (P2DDR)	289
	9.2.8	Port 1 Data Register (P1DR)	289
	9.2.9	Port 2 Data Register (P2DR)	289
	9.2.10	Module Stop Control Register (MSTPCR)	290
9.3	Operati	on	291
	9.3.1	Correspondence between PWM Data Register Contents	
		and Output Waveform	291
Sect	ion 10	14-Bit PWM Timer	293
10.1		ew	
	10.1.1	Features	293
	10.1.2	Block Diagram	294
		Pin Configuration	
		Register Configuration	
10.2		er Descriptions	
	10.2.1		
		D/A Data Registers A and B (DADRA and DADRB)	
		PWM (D/A) Control Register (DACR)	
		Module Stop Control Register (MSTPCR)	

10.3	Bus Ma	aster Interface	301
10.4	Operati	on	304
Section 11		16-Bit Free-Running Timer	309
11.1	Overvi	ew	309
	11.1.1	Features	309
	11.1.2	Block Diagram	310
	11.1.3	Input and Output Pins	311
	11.1.4	Register Configuration	312
11.2	Registe	r Descriptions	313
	11.2.1	Free-Running Counter (FRC)	313
	11.2.2	Output Compare Registers A and B (OCRA, OCRB)	313
	11.2.3	Input Capture Registers A to D (ICRA to ICRD)	314
	11.2.4	Output Compare Registers AR and AF (OCRAR, OCRAF)	315
	11.2.5	Output Compare Register DM (OCRDM)	
	11.2.6	Timer Interrupt Enable Register (TIER)	316
		Timer Control/Status Register (TCSR)	
	11.2.8		
	11.2.9	Timer Output Compare Control Register (TOCR)	
		Module Stop Control Register (MSTPCR)	
11.3		ion	
	11.3.1	FRC Increment Timing	327
	11.3.2	Output Compare Output Timing	329
		FRC Clear Timing.	
	11.3.4	•	
	11.3.5	Timing of Input Capture Flag (ICFA to ICFD) Setting	
		Setting of Output Compare Flags A and B (OCFA, OCFB)	
	11.3.7		
	11.3.8	Automatic Addition of OCRA and OCRAR/OCRAF	
		ICRD and OCRDM Mask Signal Generation	
11.4		pts	
11.5	Sample	Application	338
11.6	Usage 1	Notes	339
	C		
Secti	on 12	8-Bit Timers	345
12.1		ew	
	12.1.1	Features	345
	12.1.2	Block Diagram	347
		Pin Configuration	
		Register Configuration	
12.2		er Descriptions	
	_	•	

	12.2.1	Timer Counter (TCNT)	350
	12.2.2	Time Constant Register A (TCORA)	351
	12.2.3	Time Constant Register B (TCORB)	352
	12.2.4	Timer Control Register (TCR)	353
	12.2.5	Timer Control/Status Register (TCSR)	357
	12.2.6	Serial/Timer Control Register (STCR)	361
	12.2.7	System Control Register (SYSCR)	362
	12.2.8	Timer Connection Register S (TCONRS)	362
	12.2.9	Input Capture Register (TICR) [TMRX Additional Function]	363
	12.2.10	Time Constant Register C (TCORC) [TMRX Additional Function]	363
	12.2.11	Input Capture Registers R and F (TICRR, TICRF)	
		[TMRX Additional Functions]	364
	12.2.12	Timer Input Select Register (TISR) [TMRY Additional Function]	364
		Module Stop Control Register (MSTPCR)	
12.3		ion	
	-	TCNT Incrementation Timing	
	12.3.2	Compare-Match Timing	367
	12.3.3	TCNT External Reset Timing	369
	12.3.4	Timing of Overflow Flag (OVF) Setting	369
	12.3.5	Operation with Cascaded Connection	370
	12.3.6	Input Capture Operation	371
12.4		pt Sources	
12.5	8-Bit T	imer Application Example	374
12.6	Usage 1	Notes	375
	12.6.1	Contention between TCNT Write and Clear	375
	12.6.2	Contention between TCNT Write and Increment	376
	12.6.3	Contention between TCOR Write and Compare-Match	377
	12.6.4	Contention between Compare-Matches A and B	378
	12.6.5	Switching of Internal Clocks and TCNT Operation	378
<b>a</b>	. 10	TT: G	
		Timer Connection	
13.1		ew	
		Features	
		Block Diagram	
		Input and Output Pins	
		Register Configuration	
13.2	_	er Descriptions	
	13.2.1	Timer Connection Register I (TCONRI)	
	13.2.2	Timer Connection Register O (TCONRO)	
	13.2.3	Timer Connection Register S (TCONRS)	
	13.2.4	Edge Sense Register (SEDGR)	391

	13.2.5	Module Stop Control Register (MSTPCR)	394
13.3	Operat	ion	395
	13.3.1	PWM Decoding (PDC Signal Generation)	395
	13.3.2	Clamp Waveform Generation (CL1/CL2/CL3 Signal Generation)	397
	13.3.3	Measurement of 8-Bit Timer Divided Waveform Period	398
	13.3.4	IHI Signal and 2fH Modification	400
	13.3.5	IVI Signal Fall Modification and IHI Synchronization	402
	13.3.6	Internal Synchronization Signal Generation	
		(IHG/IVG/CL4 Signal Generation)	403
	13.3.7	HSYNCO Output	406
	13.3.8	VSYNCO Output	407
	13.3.9	CBLANK Output	408
Sect	ion 14	Watchdog Timer (WDT)	409
14.1	Overvi	ew	409
	14.1.1	Features	409
	14.1.2	Block Diagram	410
	14.1.3	Pin Configuration	411
	14.1.4	Register Configuration	412
14.2	Registe	er Descriptions	412
	14.2.1	Timer Counter (TCNT)	412
	14.2.2	Timer Control/Status Register (TCSR)	413
	14.2.3	System Control Register (SYSCR)	416
	14.2.4	Notes on Register Access	417
14.3	Operat	ion	418
	14.3.1	Watchdog Timer Operation	418
	14.3.2	Interval Timer Operation	419
	14.3.3	Timing of Setting of Overflow Flag (OVF)	420
	14.3.4	RESO Signal Output Timing	421
14.4	Interru	pts	421
14.5	Usage	Notes	422
	14.5.1	Contention between Timer Counter (TCNT) Write and Increment	422
	14.5.2	Changing Value of CKS2 to CKS0	423
	14.5.3	Switching between Watchdog Timer Mode and Interval Timer Mode	423
	14.5.4	System Reset by RESO Signal	423
	14.5.5	Counter Value in Transitions between High-Speed Mode, Subactive Mode,	
		and Watch Mode	
	14.5.6	OVF Flag Clear Condition	424
Sect	ion 15	Serial Communication Interface (SCI, IrDA)	425
15.1	Overvi	ew	425

	15.1.1	Features	425
	15.1.2	Block Diagram	427
	15.1.3	Pin Configuration	428
	15.1.4	Register Configuration	428
15.2	Registe	r Descriptions	430
	15.2.1	Receive Shift Register (RSR)	430
	15.2.2	Receive Data Register (RDR)	430
	15.2.3	Transmit Shift Register (TSR)	431
	15.2.4	Transmit Data Register (TDR)	431
	15.2.5	Serial Mode Register (SMR)	432
	15.2.6	Serial Control Register (SCR)	435
	15.2.7	Serial Status Register (SSR)	438
	15.2.8	Bit Rate Register (BRR)	443
	15.2.9	Serial Interface Mode Register (SCMR)	450
	15.2.10	Module Stop Control Register (MSTPCR)	451
	15.2.11	Keyboard Comparator Control Register (KBCOMP)	452
15.3	Operati	on	454
	15.3.1	Overview	454
	15.3.2	Operation in Asynchronous Mode	456
	15.3.3	Multiprocessor Communication Function.	467
	15.3.4	Operation in Synchronous Mode	475
	15.3.5	IrDA Operation	484
15.4	SCI Int	errupts	487
15.5	Usage 1	Notes	488
Secti	on 16	I <sup>2</sup> C Bus Interface	493
16.1		ew	
		Features	
		Block Diagram	
		Input/Output Pins	
		Register Configuration.	
16.2		er Descriptions	
	_	I <sup>2</sup> C Bus Data Register (ICDR)	
		Slave Address Register (SAR)	
	16.2.3	Second Slave Address Register (SARX)	
	16.2.4	I <sup>2</sup> C Bus Mode Register (ICMR)	
		I <sup>2</sup> C Bus Control Register (ICCR)	
		I <sup>2</sup> C Bus Status Register (ICSR)	
	16.2.7	Serial/Timer Control Register (STCR)	
		DDC Switch Register (DDCSWR)	
		Module Stop Control Register (MSTPCR)	

16.3	Operati	on	523
	16.3.1	I <sup>2</sup> C Bus Data Format	523
	16.3.2	Master Transmit Operation	525
	16.3.3	Master Receive Operation	527
	16.3.4	Slave Receive Operation	530
	16.3.5	Slave Transmit Operation	532
	16.3.6	IRIC Setting Timing and SCL Control	534
	16.3.7	Automatic Switching from Formatless Mode to I <sup>2</sup> C Bus Format	536
	16.3.8	Operation Using the DTC	537
	16.3.9	Noise Canceler	538
	16.3.10	Sample Flowcharts	538
	16.3.11	Initialization of Internal State	543
16.4	Usage 1	Notes	545
Secti	on 17	Keyboard Buffer Controller	559
17.1	Overvi	ew	559
	17.1.1	Features	559
	17.1.2	Block Diagram	560
	17.1.3	Input/Output Pins	561
	17.1.4	Register Configuration	561
17.2	Registe	r Descriptions	562
	17.2.1	Keyboard Control Register H (KBCRH)	562
	17.2.2	Keyboard Control Register L (KBCRL)	564
	17.2.3	Keyboard Data Buffer Register (KBBR)	566
	17.2.4	Module Stop Control Register (MSTPCR)	567
17.3	Operati	on	567
	17.3.1	Receive Operation	567
	17.3.2	Transmit Operation	569
	17.3.3	Receive Abort	572
	17.3.4	KCLKI and KDI Read Timing	575
	17.3.5	KCLKO and KDO Write Timing	576
	17.3.6	KBF Setting Timing and KCLK Control	577
	17.3.7	Receive Timing	578
	17.3.8	KCLK Fall Interrupt Operation	579
	17.3.9	Usage Note	580
Secti	on 18 <i>A</i>	A Host Interface	
		X-Bus Interface (XBS)	58
18A.1	Overv	iew	581
	18A.1	.1 Features	581
	18A.1	2 Block Diagram	582

	18A.1.3	Input and Output Pins	583
	18A.1.4	Register Configuration	584
18A.2	Register	Descriptions	585
	18A.2.1	System Control Register (SYSCR)	585
	18A.2.2	System Control Register 2 (SYSCR2)	586
	18A.2.3	Host Interface Control Register (HICR)	588
	18A.2.4	Input Data Register (IDR)	590
	18A.2.5	Output Data Register (ODR)	590
	18A.2.6	Status Register (STR)	591
	18A.2.7	Module Stop Control Register (MSTPCR)	593
18A.3	Operatio	n	593
	18A.3.1	Host Interface Activation	593
		Control States	
		A20 Gate	
	18A.3.4	Host Interface Pin Shutdown Function	597
18A.4	Interrupt	S	599
	18A.4.1	IBF1, IBF2, IBF3, IBF4	599
	18A.4.2	HIRQ11, HIRQ1, HIRQ3, and HIRQ4	599
18A.5	Usage N	ote	601
Section		Host Interface	
		LPC Interface (LPC)	
18B.1		V	
		Features	
	18B.1.2	Block Diagram	605
	18B.1.3	Pin Configuration	606
		Register Configuration	
18B.2	_	Descriptions	
		System Control Registers (SYSCR, SYSCR2)	
		Host Interface Control Registers 0 and 1 (HICR0, HICR1)	
	18B.2.3	Host Interface Control Registers 2 and 3 (HICR2, HICR3)	616
		LPC Channel 3 Address Register (LADR3)	
	18B.2.5	Input Data Registers (IDR1 to IDR3)	620
		Output Data Registers (ODR1 to ODR3)	
	18B.2.7	Two-Way Data Registers (TWR0 to TWR15)	622
	18B.2.8	Status Registers (STR1 to STR3)	
	18B.2.9	SERIRQ Control Registers (SIRQCR0, SIRQCR1)	
		Module Stop Control Register (MSTPCR)	
18B.3	-	n	
	18B.3.1	Host Interface Activation	635
	18B.3.2	LPC I/O Cycles	636

	18B 3	3 A20 Gate	638
		4 Host Interface Shutdown Function (LPCPD)	
		5 Host Interface Serialized Interrupt Operation (SERIRQ)	
		6 Host Interface Clock Start Request (CLKRUN)	
18B /		pt Sources	
100.4		1 IBF1, IBF2, IBF3, ERRI	
		2 SMI, HIRQ1, HIRQ6, HIRQ9 to HIRQ12	
18B 5		Note	
100.5	Osage		050
Secti	on 19	D/A Converter	653
19.1	Overvi	ew	653
	19.1.1	Features	653
	19.1.2	Block Diagram	654
	19.1.3	Input and Output Pins	655
	19.1.4	Register Configuration	655
19.2	Registe	r Descriptions	656
	19.2.1	D/A Data Registers 0 and 1 (DADR0, DADR1)	656
	19.2.2	D/A Control Register (DACR)	656
	19.2.3	Module Stop Control Register (MSTPCR)	658
19.3	Operati	on	659
Secti		A/D Converter	
Secti 20.1	Overvi	2W	661
	Overvio	Features	661 661
	Overvio	2W	661 661
	Overvio 20.1.1 20.1.2 20.1.3	FeaturesBlock DiagramPin Configuration.	661 662 663
	Overvio 20.1.1 20.1.2 20.1.3 20.1.4	Features	661 662 663 664
	Overvio 20.1.1 20.1.2 20.1.3 20.1.4 Registe	Features	661 662 663 664 664
20.1	Overvio 20.1.1 20.1.2 20.1.3 20.1.4 Registe 20.2.1	Features Block Diagram Pin Configuration Register Configuration r Descriptions A/D Data Registers A to D (ADDRA to ADDRD)	661 662 663 664 664
20.1	Overvio 20.1.1 20.1.2 20.1.3 20.1.4 Registe 20.2.1 20.2.2	Features	661 662 663 664 664 664
20.1	Overvio 20.1.1 20.1.2 20.1.3 20.1.4 Registe 20.2.1 20.2.2 20.2.3	Features Block Diagram Pin Configuration Register Configuration r Descriptions A/D Data Registers A to D (ADDRA to ADDRD) A/D Control/Status Register (ADCSR) A/D Control Register (ADCR)	661 662 663 664 664 665 668
20.1	Overvio 20.1.1 20.1.2 20.1.3 20.1.4 Register 20.2.1 20.2.2 20.2.3 20.2.4	Features Block Diagram Pin Configuration Register Configuration r Descriptions A/D Data Registers A to D (ADDRA to ADDRD) A/D Control/Status Register (ADCSR) A/D Control Register (ADCR) Keyboard Comparator Control Register (KBCOMP)	661 662 663 664 664 665 668
20.1	Overvio 20.1.1 20.1.2 20.1.3 20.1.4 Registe 20.2.1 20.2.2 20.2.3 20.2.4 20.2.5	Features Block Diagram Pin Configuration Register Configuration r Descriptions A/D Data Registers A to D (ADDRA to ADDRD) A/D Control/Status Register (ADCSR) A/D Control Register (ADCR) Keyboard Comparator Control Register (KBCOMP) Module Stop Control Register (MSTPCR)	661 662 663 664 664 665 668 669
20.1	Overvio 20.1.1 20.1.2 20.1.3 20.1.4 Registe 20.2.1 20.2.2 20.2.3 20.2.4 20.2.5 Interface	Features	661 662 663 664 664 665 668 669 670 671
20.1	Overvio 20.1.1 20.1.2 20.1.3 20.1.4 Registe 20.2.1 20.2.2 20.2.3 20.2.4 20.2.5 Interface	Features Block Diagram Pin Configuration Register Configuration r Descriptions A/D Data Registers A to D (ADDRA to ADDRD) A/D Control/Status Register (ADCSR) A/D Control Register (ADCR) Keyboard Comparator Control Register (KBCOMP) Module Stop Control Register (MSTPCR) et to Bus Master	661 662 663 664 664 665 668 669 670 671 672
20.1 20.2	Overvio 20.1.1 20.1.2 20.1.3 20.1.4 Registe 20.2.1 20.2.2 20.2.3 20.2.4 20.2.5 Interface	Features Block Diagram Pin Configuration Register Configuration r Descriptions A/D Data Registers A to D (ADDRA to ADDRD) A/D Control/Status Register (ADCSR) A/D Control Register (ADCR) Keyboard Comparator Control Register (KBCOMP) Module Stop Control Register (MSTPCR) ee to Bus Master on Single Mode (SCAN = 0)	661 662 663 664 664 665 668 670 671 672 672
20.1 20.2	Overvio 20.1.1 20.1.2 20.1.3 20.1.4 Registe 20.2.1 20.2.2 20.2.3 20.2.4 20.2.5 Interface Operation	Features Block Diagram Pin Configuration Register Configuration r Descriptions A/D Data Registers A to D (ADDRA to ADDRD) A/D Control/Status Register (ADCSR) A/D Control Register (ADCR) Keyboard Comparator Control Register (KBCOMP) Module Stop Control Register (MSTPCR) ee to Bus Master on Single Mode (SCAN = 0) Scan Mode (SCAN = 1)	661 662 663 664 664 665 668 670 671 672 672
20.1 20.2	Overvio 20.1.1 20.1.2 20.1.3 20.1.4 Registe 20.2.1 20.2.2 20.2.3 20.2.4 20.2.5 Interfact Operating 20.4.1 20.4.2 20.4.3	Features Block Diagram Pin Configuration Register Configuration r Descriptions A/D Data Registers A to D (ADDRA to ADDRD) A/D Control/Status Register (ADCSR) A/D Control Register (ADCR) Keyboard Comparator Control Register (KBCOMP) Module Stop Control Register (MSTPCR) et to Bus Master on Single Mode (SCAN = 0) Scan Mode (SCAN = 1) Input Sampling and A/D Conversion Time	661 662 663 664 664 665 668 670 671 672 674 676
20.1 20.2	Overvio 20.1.1 20.1.2 20.1.3 20.1.4 Register 20.2.1 20.2.2 20.2.3 20.2.4 20.2.5 Interfact Operating 20.4.1 20.4.2 20.4.3 20.4.4	Features Block Diagram Pin Configuration Register Configuration r Descriptions A/D Data Registers A to D (ADDRA to ADDRD) A/D Control/Status Register (ADCSR) A/D Control Register (ADCR) Keyboard Comparator Control Register (KBCOMP) Module Stop Control Register (MSTPCR) et to Bus Master on Single Mode (SCAN = 0) Scan Mode (SCAN = 1) Input Sampling and A/D Conversion Time External Trigger Input Timing	661 662 663 664 664 665 668 670 671 672 674 676 677
20.1 20.2	Overvio 20.1.1 20.1.2 20.1.3 20.1.4 Register 20.2.1 20.2.2 20.2.3 20.2.4 20.2.5 Interfact Operating 20.4.1 20.4.2 20.4.3 20.4.4 Interrup	Features Block Diagram Pin Configuration Register Configuration r Descriptions A/D Data Registers A to D (ADDRA to ADDRD) A/D Control/Status Register (ADCSR) A/D Control Register (ADCR) Keyboard Comparator Control Register (KBCOMP) Module Stop Control Register (MSTPCR) et to Bus Master on Single Mode (SCAN = 0) Scan Mode (SCAN = 1) Input Sampling and A/D Conversion Time	661 662 663 664 664 665 668 670 671 672 674 677

Secti	on 21	RAM	683		
21.1	Overvi	ew	683		
	21.1.1	Block Diagram	683		
	21.1.2	Register Configuration	684		
21.2	System	Control Register (SYSCR)	684		
21.3	Operati	on	685		
	21.3.1	Expanded Mode (Modes 1 to 3 (EXPE = 1))	685		
	21.3.2	Single-Chip Mode (Modes 2 and 3 (EXPE = 0))	685		
Secti	on 22	ROM	687		
22.1	Overvi	ew	687		
		Block Diagram			
		Register Configuration			
22.2		r Descriptions			
	_	Mode Control Register (MDCR)			
22.3		on			
22.4	-	ew of Flash Memory			
	22.4.1	Features	690		
		Block Diagram			
		Flash Memory Operating Modes			
	22.4.4	Pin Configuration	696		
		Register Configuration			
22.5	Registe	r Descriptions	697		
	22.5.1	Flash Memory Control Register 1 (FLMCR1)	697		
	22.5.2	Flash Memory Control Register 2 (FLMCR2)	699		
		Erase Block Registers 1 and 2 (EBR1, EBR2)			
		Serial/Timer Control Register (STCR)			
22.6	On-Boa	ard Programming Modes	703		
	22.6.1	Boot Mode	704		
	22.6.2	User Program Mode	709		
22.7	Prograi	nming/Erasing Flash Memory	710		
	22.7.1	Program Mode	711		
	22.7.2	Program-Verify Mode	712		
	22.7.3	Erase Mode	714		
	22.7.4	Erase-Verify Mode	714		
22.8	Flash N	Memory Protection	716		
	22.8.1	Hardware Protection	716		
	22.8.2	Software Protection	717		
	22.8.3	Error Protection	717		
22.9	Interru	ot Handling when Programming/Erasing Flash Memory	719		
22.10	Flash N	2.10 Flash Memory Programmer Mode			

	22.10.1	Programmer Mode Setting	719
	22.10.2	Socket Adapters and Memory Map	720
	22.10.3	Programmer Mode Operation	721
	22.10.4	Memory Read Mode	722
	22.10.5	Auto-Program Mode	726
	22.10.6	Auto-Erase Mode	728
	22.10.7	Status Read Mode	729
	22.10.8	Status Polling	731
	22.10.9	Programmer Mode Transition Time	731
		0 Notes On Memory Programming	
22.11	Flash N	Memory Programming and Erasing Precautions	732
Secti	on 23	Clock Pulse Generator	735
23.1		ew	
	23.1.1	Block Diagram	735
		Register Configuration.	
23.2		r Descriptions	
	_	Standby Control Register (SBYCR)	
		Low-Power Control Register (LPWRCR)	
23.3		tor	
		Connecting a Crystal Resonator	
		External Clock Input	
23.4		djustment Circuit	
23.5	•	n-Speed Clock Divider	
23.6		aster Clock Selection Circuit	
23.7		ck Input Circuit	
23.8		ck Waveform Shaping Circuit	
23.9		Selection Circuit	
23.10		X2 Pins	
Secti	on 24	Power-Down State	747
24.1		ew	
		Register Configuration.	
24.2		r Descriptions	
	24.2.1	Standby Control Register (SBYCR)	
	24.2.2	Low-Power Control Register (LPWRCR)	
	24.2.3	Timer Control/Status Register (TCSR)	
		Module Stop Control Register (MSTPCR)	
24.3		n-Speed Mode	
24.4		Mode	
<i>-</i> 1.∓		Sleep Mode	
	- 1. ⊤. 1	5100p 111000	, 50

	24.4.2	Clearing Sleep Mode	758
24.5	Module	e Stop Mode	759
	24.5.1	Module Stop Mode	759
	24.5.2	Usage Note	
24.6	Softwar	re Standby Mode	761
	24.6.1	Software Standby Mode	
	24.6.2	Clearing Software Standby Mode	761
	24.6.3	Setting Oscillation Settling Time after Clearing Software Standby Mode	762
	24.6.4	Software Standby Mode Application Example	762
	24.6.5	Usage Note	763
24.7	Hardwa	are Standby Mode	764
	24.7.1	Hardware Standby Mode	764
	24.7.2	Hardware Standby Mode Timing	765
24.8	Watch	Mode	766
	24.8.1	Watch Mode	766
	24.8.2	Clearing Watch Mode	766
24.9	Subslee	p Mode	767
	24.9.1	Subsleep Mode	767
	24.9.2	Clearing Subsleep Mode	767
24.10	Subacti	ve Mode	768
	24.10.1	Subactive Mode	768
	24.10.2	Clearing Subactive Mode	768
24.11	Direct '	Transition	769
	24.11.1	Overview of Direct Transition	769
24.12	Usage l	Notes	770
	_	On-Chip Peripheral Module Interrupt	
		Entering Subactive/Watch Mode and DTC Module Stop	
Secti	on 25	Electrical Characteristics	771
25.1	Absolu	te Maximum Ratings	771
25.2	DC Cha	aracteristics	772
25.3	AC Cha	aracteristics	779
	25.3.1	Clock Timing	780
	25.3.2	Control Signal Timing	782
	25.3.3	Bus Timing	784
	25.3.4	Timing of On-Chip Supporting Modules	791
25.4	A/D Co	onversion Characteristics	802
25.5	D/A Co	onversion Characteristics	804
25.6	Flash M	Memory Characteristics	805
25.7	Hsage I	Note	807

Appe	endix A	Instruction Set	. 809
A.1	Instruction	n	809
A.2	Instruction	n Codes	827
A.3	Operation	Code Map	841
A.4	Number o	f States Required for Execution	845
A.5	Bus States	s during Instruction Execution	. 858
Appe	endix B	Internal I/O Registers	. 874
B.1	Addresses	S	874
B.2	Register S	Selection Conditions	. 883
B.3	Functions		893
Appe	endix C	I/O Port Block Diagrams	. 996
C.1		ock Diagram	
C.2	Port 2 Blo	ock Diagrams	. 997
C.3	Port 3 Blo	ock Diagram	1000
C.4	Port 4 Blo	ock Diagrams	1003
C.5	Port 5 Blo	ock Diagrams	1010
C.6	Port 6 Blo	ock Diagrams	1013
C.7	Port 7 Blo	ock Diagrams	1018
C.8	Port 8 Blo	ock Diagrams	1019
C.9	Port 9 Blo	ock Diagrams	1026
C.10	Port A Blo	ock Diagrams	1031
C.11	Port B Blo	ock Diagram	1034
C.12	Ports C to	G Block Diagram	1037
Appe	endix D	Pin States	1038
D.1	Port State	s in Each Processing State	1038
Appe	endix E	Timing of Transition to and Recovery from Hardware Standby Mode	1040
E.1	Timing of	Transition to Hardware Standby Mode	
E.2	_	Recovery from Hardware Standby Mode	
Appe	endix F	Product Codes	1041
Appe	endix G	Package Dimensions	1042

### Section 1 Overview

#### 1.1 Overview

The H8S/2149 and H8S/2169 F-ZTAT<sup>TM</sup> is a microcomputer (MCU) built around the H8S/2000 CPU, employing Renesas' original architecture, and equipped with on-chip supporting functions required for system configuration.

The H8S/2000 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise, optimized instruction set designed for high-speed operation, and can address a 16-Mbyte linear address space. The instruction set is upward-compatible with H8/300 and H8/300H CPU instructions at the object-code level, facilitating migration from the H8/300, H8/300L, or H8/300H Series.

On-chip supporting functions required for system configuration include a data transfer controller (DTC) bus master, ROM and RAM, a 16-bit free-running timer module (FRT), an 8-bit timer module (TMR), watchdog timer module (WDT), two PWM timers (PWM and PWMX), serial communication interface (SCI), PS/2-compatible keyboard buffer controller, I<sup>2</sup>C bus interface (IIC), host interfaces (HIF:LPC and HIF:XBS), D/A converter (DAC), A/D converter (ADC), and I/O ports. The H8S/2169 F-ZTAT<sup>TM</sup> has all of the same I/O ports as the H8S/2149 F-ZTAT<sup>TM</sup>, plus 40 additional I/O ports.

The on-chip ROM is 64-kbyte flash memory (F-ZTAT<sup>TM\*</sup>). The ROM is connected to the CPU by a 16-bit data bus, enabling both byte and word data to be accessed in one state. Instruction fetching has been speeded up, and processing speed increased.

Three operating modes, modes 1 to 3, are provided, and there is a choice of address space and single-chip mode or externally expanded modes.

The features of the H8S/2149 and H8S/2169 F-ZTAT<sup>TM</sup> are shown in table 1.1.

Note: \* F-ZTAT is a trademark of Renesas Technology Corp.

Table 1.1	Overview
Item	Specifications
CPU	General-register architecture
	<ul> <li>Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers)</li> </ul>
	<ul> <li>High-speed operation suitable for realtime control</li> </ul>
	<ul> <li>— Maximum operating frequency: 10 MHz/3 V</li> </ul>
	<ul> <li>High-speed arithmetic operations</li> </ul>
	8/16/32-bit register-register add/subtract: 100 ns (10-MHz operation)
	$16 \times 16$ -bit register-register multiply: 2000 ns (10-MHz operation)
	32 ÷ 16-bit register-register divide: 2000 ns (10-MHz operation)
	<ul> <li>Instruction set suitable for high-speed operation</li> </ul>
	<ul> <li>Sixty-five basic instructions</li> </ul>
	<ul> <li>8/16/32-bit transfer/arithmetic and logic instructions</li> </ul>
	<ul> <li>Unsigned/signed multiply and divide instructions</li> </ul>
	<ul> <li>Powerful bit-manipulation instructions</li> </ul>
	<ul> <li>Two CPU operating modes</li> </ul>
	<ul> <li>Normal mode: 64-kbyte address space</li> </ul>
	<ul> <li>Advanced mode: 16-Mbyte address space</li> </ul>
Operating mo	odes • Three MCU operating modes


Mode	<b>CPU Operating Mode</b>	Description	On-Chip ROM	Initial Value	Max. Value
1	Normal	Expanded mode with on-chip ROM disabled	Disabled	8 bits	16 bits
2	Advanced	Expanded mode with on-chip ROM enabled	Enabled	8 bits	16 bits
		Single-chip mode	_	None	<del></del>
3	Normal	Expanded mode with on-chip ROM enabled	Enabled	8 bits	16 bits
		Single-chip mode	_	None	

**External Data Bus** 



Item	Specifications		
Bus controller	2-state or 3-state access space can be designated for external expansion		
	areas		
	Number of program wait states can be set for external expansion areas		
Data transfer	Can be activated by internal interrupt or software		
controller (DTC)	<ul> <li>Multiple transfers or multiple types of transfer possible for one activation source</li> </ul>		
	Transfer possible in repeat mode, block transfer mode, etc.		
	<ul> <li>Request can be sent to CPU for interrupt that activated DTC</li> </ul>		
16-bit free-running	One 16-bit free-running counter (usable for external event counting)		
timer module (FRT: 1 channel)	Two output compare outputs		
(FIXT. Folialiliel)	<ul> <li>Four input capture inputs (with buffer operation capability)</li> </ul>		
8-bit timer module	Each channel has:		
(2 channels: TMR0, TMR1)	One 8-bit up-counter (usable for external event counting)		
rivirto, rivirti)	Two timer constant registers		
	The two channels can be connected		
Timer connection	Input/output and FRT, TMR1, TMRX, TMRY can be interconnected		
and 8-bit timer module (TMR) (2 channels: TMRX, TMRY)	<ul> <li>Measurement of input signal or frequency-divided waveform pulse width and cycle (FRT, TMR1)</li> </ul>		
	<ul> <li>Output of waveform obtained by modification of input signal edge (FRT, TMR1)</li> </ul>		
	<ul> <li>Determination of input signal duty cycle (TMRX)</li> </ul>		
	Output of waveform synchronized with input signal (FRT, TMRX, TMRY)		
	<ul> <li>Automatic generation of cyclical waveform (FRT, TMRY)</li> </ul>		
Watchdog timer	Watchdog timer or interval timer function selectable		
module (WDT: 2 channels)	Subclock operation capability (channel 1 only)		
8-bit PWM timer (PWM)	Up to 16 outputs		
	<ul> <li>Pulse duty cycle settable from 0 to 100%</li> </ul>		
	Resolution: 1/256		
	625-kHz maximum carrier frequency (10-MHz operation)		
14-bit PWM timer	Up to 2 outputs		
(PWMX)	Resolution: 1/16384		
	156.25-kHz maximum carrier frequency (10-MHz operation)		

Item	Specifications
Serial communication interface (SCI: 2 channels, SCI0, SCI1)	<ul> <li>Asynchronous mode or synchronous mode selectable</li> <li>Multiprocessor communication function</li> </ul>
SCI with IrDA: 1 channel (SCI2)	<ul> <li>Asynchronous mode or synchronous mode selectable</li> <li>Multiprocessor communication function</li> <li>Conforms to IrDA standard version 1.0</li> <li>IrDA format encoding/decoding of TxD and RxD</li> </ul>
Keyboard buffer controller (PS2: 3 channels)	<ul> <li>Conforms to PS/2 interface</li> <li>Direct manipulation of transmission output by software</li> <li>Receive data input to 8-bit shift register</li> <li>Data/receive/completed interrupt, parity error detection, stop bit monitoring</li> </ul>
Host interface (HIF:XBS)	<ul> <li>8-bit host interface (ISA/X-BUS) port</li> <li>Five host interrupt requests (HIRQ11, HIRQ1, HIRQ12, HIRQ3, HIRQ4)</li> <li>Normal and fast A20 gate output</li> <li>Four register sets (each comprising two data registers and a status register)</li> </ul>
Host interface (HIF:LPC)	<ul> <li>Single-channel LPC port         XBS three register set equivalence, plus 16 two-way register bytes     </li> <li>Seven serial host interrupt requests (SMI, HIRQ1, HIRQ6, HIRQ9 to HIRQ12)</li> <li>Normal and fast A20 gate output</li> <li>Three register sets (each comprising two data registers and a status register)</li> </ul>
Keyboard controller	Matrix keyboard control using keyboard scan with wakeup interrupt and sense port configuration





Item	Specifications
A/D converter	Resolution: 10 bits
	• Input:
	<ul> <li>8 channels (dedicated analog pins)</li> </ul>
	<ul> <li>16 channels (same pins as keyboard sense port)</li> </ul>
	<ul> <li>High-speed conversion: 13.4-µs minimum conversion time (10-MHz operation)</li> </ul>
	Single or scan mode selectable
	Sample-and-hold function
	A/D conversion can be activated by external trigger or timer trigger
D/A converter	Resolution: 8 bits
	Output: 2 channels
I/O ports	74 input/output pins (including 24 with LED drive capability)
(H8S/2149)	Eight input-only pins
	Eight of the input/output pins are driven by VCCB (separate power supply)
I/O ports	114 input/output pins (including 24 with LED drive capability)
(H8S/2169)	Eight input-only pins
_	• 32 of the input/output pins are driven by VCCB (separate power supply)
Memory	Flash memory: 64 kbytes
_	High-speed static RAM: 2 kbytes
Interrupt controller	<ul> <li>Nine external interrupt pins (NMI, IRQ0 to IRQ7)</li> </ul>
	48 internal interrupt sources
	Three priority levels settable
Power-down state	Medium-speed mode
	Sleep mode
	Module stop mode
	Software standby mode
	Hardware standby mode
	Subclock operation
Clock pulse generator	Built-in duty correction circuit

Item	Specifications				
Packages (H8S/2149)	100-pin plastic QFP (FP-100B)				
	100-pin plastic TQFP (TFP-100B)				
Packages (H8S/2169)	144-pin plastic TQFP (TFP-144)				
I <sup>2</sup> C bus interface (IIC: 2 channels)	Conforms to Philips I <sup>2</sup> C bus interface standard				
	Single master mode/slave mode				
	Arbitration lost condition can be identified				
	Supports two slave addresses				
Product lineup	Product Code (F-ZTAT Version) ROM/RAM (Bytes) Packages				
	HD64F2149YV	64 k/2 k	FP-100B, TFP-100B		
	HD64F2169YV	64 k/2 k	TFP-144		

#### 1.2 Block Diagram

Figure 1.1(a) is a block diagram of the H8S/2149. Figure 1.1(b) is a block diagram of the H8S/2169.




Figure 1.1(a) Internal Block Diagram of H8S/2149




Figure 1.1(b) Internal Block Diagram of H8S/2169

# 1.3 Pin Arrangement and Functions

### 1.3.1 Pin Arrangement

Figure 1.2(a) shows the arrangement of the H8S/2149's pins. Figure 1.2(b) shows the arrangement of the H8S/2169's pins.




Figure 1.2(a) H8S/2149 Pin Arrangement (FP-100B, TFP-100B: Top View)




Figure 1.2(b) H8S/2169 Pin Arrangement (TFP-144: Top View)




# 1.3.2 Pin Functions in Each Operating Mode

Tables 1.2(a) and table 1.2(b), respectively, show the pin functions of the H8S/2149 and H8S/2169, for each of the operating modes. (B) following the pin number indicates VCCB drive, and (N) indicates an NMOS push-pull/open-drain drive.

Table 1.2(a) H8S/2149 Pin Functions in Each Operating Mode

Pin No.	Expanded Modes		Single-Chip Modes	Flash Memory	
FP-100B TFP-100B Mode 1		Mode 2 (EXPE = 1) Mode 3 (EXPE = 1)	Mode 2 (EXPE = 0) Mode 3 (EXPE = 0)	Programmer Mode	
1	RES	RES	RES	RES	
2	XTAL	XTAL	XTAL	XTAL	
3	EXTAL	EXTAL	EXTAL	EXTAL	
4	VCCB	VCCB	VCCB	VCC	
5	MD1	MD1	MD1	VSS	
6	MD0	MD0	MD0	VSS	
7	NMI	NMI	NMI	FA9	
8	STBY	STBY	STBY	VCC	
9	VCL	VCL	VCL	VCC	
10 (B)	PA7/CIN15/KIN15/ PS2CD	PA7/A23/CIN15/ KIN15/PS2CD	PA7/CIN15/KIN15/ PS2CD	NC	
11 (B)	PA6/CIN14/KIN14/ PS2CC	PA6/A22/CIN14/ KIN14/PS2CC	PA6/CIN14/KIN14/ PS2CC	NC	
12 (N)	P52/SCK0/SCL0	P52/SCK0/SCL0	P52/SCK0/SCL0	NC	
13	P51/RxD0	P51/RxD0	P51/RxD0	FA17	
14	P50/TxD0	P50/TxD0	P50/TxD0	NC	
15	VSS	VSS	VSS	VSS	
16 (N)	P97/WAIT/SDA0	P97/WAIT/SDA0	P97/SDA0	VCC	
17	P96/φ/EXCL	P96/φ/EXCL	P96/φ/EXCL	NC	
18	AS/IOS	AS/IOS	P95/ <del>CS1</del>	FA16	
19	HWR	HWR	P94/ <del>IOW</del>	FA15	
20 (B)	PA5/CIN13/KIN13/ PS2BD	PA5/A21/CIN13/ KIN13/PS2BD	PA5/CIN13/KIN13/ PS2BD	NC	
21 (B)	PA4/CIN12/KIN12/ PS2BC	PA4/A20/CIN12/ KIN12/PS2BC	PA4/CIN12/KIN12/ PS2BC	NC	


Pin No.	Expand	ed Modes	Single-Chip Modes	Flash Memory	
FP-100B TFP-100B	Mode 1	Mode 2 (EXPE = 1) Mode 3 (EXPE = 1)	Mode 2 (EXPE = 0) Mode 3 (EXPE = 0)	Programmer Mode	
22	RD	RD	P93/IOR	WE	
23	P92/IRQ0	P92/IRQ0	P92/IRQ0	VSS	
24	P91/IRQ1	P91/IRQ1	P91/IRQ1	VCC	
25	P90/LWR/IRQ2/ ADTRG	P90/LWR/IRQ2/ ADTRG	P90/ECS2/IRQ2/ ADTRG	VCC	
26	P60/FTCI/CIN0/ KIN0/HFBACKI/ TMIX	P60/FTCI/CIN0/ KIN0/HFBACKI/ TMIX	P60/FTCI/CIN0/ KIN0/HFBACKI/ TMIX	NC	
27	P61/FTOA/CIN1/ KIN1/VSYNCO	P61/FTOA/CIN1/ KIN1/VSYNCO	P61/FTOA/CIN1/ KIN1/VSYNCO	NC	
28	P62/FTIA/CIN2/ KIN2/VSYNCI/TMIY	P62/FTIA/CIN2/ KIN2/VSYNCI/TMIY	P62/FTIA/CIN2/ KIN2/VSYNCI/TMIY	NC	
29	P63/FTIB/CIN3/ KIN3/VFBACKI	P63/FTIB/CIN3/ KIN3/VFBACKI	P63/FTIB/CIN3/ KIN3/VFBACKI	NC	
30 (B)	PA3/CIN11/KIN11/ PS2AD	PA3/A19/CIN11/ KIN11/PS2AD	PA3/CIN11/KIN11/ PS2AD	NC	
31 (B)	PA2/CIN10/KIN10/ PS2AC	PA2/A18/CIN10/ KIN10/PS2AC	PA2/CIN10/KIN10/ PS2AC	NC	
32	P64/FTIC/CIN4/ KIN4/CLAMPO	P64/FTIC/CIN4/ KIN4/CLAMPO	P64/FTIC/CIN4/ KIN4/CLAMPO	NC	
33	P65/FTID/CIN5/ KIN5	P65/FTID/CIN5/ KIN5	P65/FTID/CIN5/ KIN5	NC	
34	P66/FTOB/CIN6/ KIN6/IRQ6	P66/FTOB/CIN6/ KIN6/IRQ6	P66/FTOB/CIN6/ KIN6/IRQ6	NC	
35	P67/TMOX/CIN7/ KIN7/IRQ7	P67/TMOX/CIN7/ KIN7/IRQ7	P67/TMOX/CIN7/ KIN7/IRQ7	VSS	
36	AVref	AVref	AVref	VCC	
37	AVCC	AVCC	AVCC	VCC	
38	P70/AN0	P70/AN0	P70/AN0	NC	
39	P71/AN1	P71/AN1	P71/AN1	NC	
40	P72/AN2	P72/AN2	P72/AN2	NC	
41	P73/AN3	P73/AN3	P73/AN3	NC	
-					





Pin No.	Expand	led Modes	Single-Chip Modes	Flash Memory	
FP-100B TFP-100B	Mode 1	Mode 2 (EXPE = 1) Mode 3 (EXPE = 1)	Mode 2 (EXPE = 0) Mode 3 (EXPE = 0)	Programmer Mode	
42	P74/AN4	P74/AN4	P74/AN4	NC	
43	P75/AN5	P75/AN5	P75/AN5	NC	
44	P76/AN6/DA0	P76/AN6/DA0	P76/AN6/DA0	NC	
45	P77/AN7/DA1	P77/AN7/DA1	P77/AN7/DA1	NC	
46	AVSS	AVSS	AVSS	VSS	
47 (B)	PA1/CIN9/KIN9	PA1/A17/CIN9/KIN9	PA1/CIN9/KIN9	NC	
48 (B)	PA0/CIN8/KIN8	PA0/A16/CIN8/KIN8	PA0/CIN8/KIN8	NC	
49	P40/TMCI0/TxD2/ IrTxD	P40/TMCI0/TxD2/ IrTxD	P40/TMCI0/TxD2/ IrTxD	NC	
50	P41/TMO0/RxD2/ IrRxD	P41/TMO0/RxD2/ IrRxD	P41/TMO0/RxD2/ IrRxD	NC	
51	P42/TMRI0/SCK2/ SDA1	P42/TMRI0/SCK2/ SDA1	P42/TMRI0/SCK2/ SDA1	NC	
52	P43/TMCI1/ HSYNCI	P43/TMCI1/ HSYNCI	P43/TMCI1/HIRQ11/ HSYNCI	NC	
53	P44/TMO1/ HSYNCO	P44/TMO1/ HSYNCO	P44/TMO1/HIRQ1/ HSYNCO	NC	
54	P45/TMRI1/ CSYNCI	P45/TMRI1/ CSYNCI	P45/TMRI1/HIRQ12/ CSYNCI	NC	
55	P46/PWX0	P46/PWX0	P46/PWX0	NC	
56	P47/PWX1	P47/PWX1	P47/PWX1	NC	
57	PB7/D7/WUE7	PB7/D7/WUE7	PB7/WUE7	NC	
58	PB6/D6/WUE6	PB6/D6/WUE6	PB6/WUE6	NC	
59	VCC	VCC	VCC	VCC	
60	A15	P27/A15/PW15/ CBLANK	P27/PW15/ CBLANK	CE	
61	A14	P26/A14/PW14	P26/PW14	FA14	
62	A13	P25/A13/PW13	P25/PW13	FA13	
63	A12	P24/A12/PW12	P24/PW12	FA12	
64	A11	P23/A11/PW11	P23/PW11	FA11	

Pin No.	Expanded Modes		Single-Chip Modes Flash Mem		
FP-100B TFP-100B	Mode 1	Mode 2 (EXPE = 1) Mode 3 (EXPE = 1)	Mode 2 (EXPE = 0) Mode 3 (EXPE = 0)	Programmer Mode	
65	A10	P22/A10/PW10	P22/PW10	FA10	
66	A9	P21/A9/PW9	P21/PW9	ŌĒ	
67	A8	P20/A8/PW8	P20/PW8	FA8	
68	PB5/D5/WUE5	PB5/D5/WUE5	PB5/WUE5	NC	
69	PB4/D4/WUE4	PB4/D4/WUE4	PB4/WUE4	NC	
70	VSS	VSS	VSS	VSS	
71	VSS	VSS	VSS	VSS	
72	A7	P17/A7/PW7	P17/PW7	FA7	
73	A6	P16/A6/PW6	P16/PW6	FA6	
74	A5	P15/A5/PW5	P15/PW5	FA5	
75	A4	P14/A4/PW4	P14/PW4	FA4	
76	A3	P13/A3/PW3 P13/PW3		FA3	
77	A2	P12/A2/PW2	P12/PW2	FA2	
78	A1	P11/A1/PW1	P11/PW1	FA1	
79	A0	P10/A0/PW0	P10/PW0	FA0	
80	PB3/D3/WUE3	PB3/D3/WUE3	PB3/WUE3/CS4	NC	
81	PB2/D2/WUE2	PB2/D2/WUE2	PB2/WUE2/CS3	NC	
82	D8	D8	P30/HDB0/LAD0	FO0	
83	D9	D9	P31/HDB1/LAD1	FO1	
84	D10	D10	P32/HDB2/LAD2	FO2	
85	D11	D11	P33/HDB3/LAD3	FO3	
86	D12	D12	P34/HDB4/LFRAME	FO4	
87	D13	D13	P35/HDB5/LRESET	FO5	
88	D14	D14	P36/HDB6/LCLK	FO6	
89	D15	D15	P37/HDB7/SERIRQ	FO7	
90	PB1/D1/WUE1	PB1/D1/WUE1	PB1/HIRQ4/WUE1/ LSCI	NC	
91	PB0/D0/WUE0	PB0/D0/WUE0	PB0/HIRQ3/ WUE0/ LSMI	NC	






Pin No.	Expanded Modes		Single-Chip Modes	Flash Memory
FP-100B TFP-100B	Mode 1	Mode 2 (EXPE = 1) Mode 3 (EXPE = 1)	Mode 2 (EXPE = 0) Mode 3 (EXPE = 0)	Programmer Mode
92	VSS	VSS	VSS	VSS
93	P80	P80	P80/HA0/PME	NC
94	P81	P81	P81/CS2/GA20	NC
95	P82	P82	P82/HIFSD/ CLKRUN	NC
96	P83	P83	P83/LPCPD	NC
97	P84/IRQ3/TxD1	P84/IRQ3/TxD1	P84/IRQ3/TxD1	NC
98	P85/IRQ4/RxD1	P85/IRQ4/RxD1	P85/IRQ4/RxD1	NC
99	P86/IRQ5/SCK1/ SCL1	P86/IRQ5/SCK1/ SCL1	P86/IRQ5/SCK1/ SCL1	NC
100	RESO	RESO	RESO	NC

Table 1.2(b) H8S/2169 Pin Functions in Each Operating Mode

Pin No.	Expan	ded modes	Single-Chip Modes	Flash Memory
TFP-144	Mode 2 (EXPE = 1) Mode 3 (EXPE = 1)		Mode 2 (EXPE = 0) Mode 3 (EXPE = 0)	Programmer Mode
1	VCC	VCC	VCC	VCC
2	P43/TMCI1/ HSYNCI	P43/TMCI1/ HSYNCI	P43/TMCI1/HIRQ11/ HSYNCI	NC
3	P44/TMO1/ HSYNCO	P44/TMO1/ HSYNCO	P44/TMO1/HIRQ1/ HSYNCO	NC
4	P45/TMRI1/ CSYNCI	P45/TMRI1/ CSYNCI	P45/TMRI1/HIRQ12/ CSYNCI	NC
5	P46/PWX0	P46/PWX0	P46/PWX0	NC
6	P47/PWX1	P47/PWX1	P47/PWX1	NC
7	VSS	VSS	VSS	VSS
8	RES	RES	RES	RES
9	MD1	MD1	MD1	VSS
10	MD0	MD0	MD0	VSS
11	NMI	NMI	NMI	FA9
12	STBY	STBY	STBY	VCC
13	VCL	VCL	VCL	VCC
14 (N)	P52/SCK0/SCL0	P52/SCK0/SCL0	P52/SCK0/SCL0	FA18
15	P51/RxD0	P51/RxD0	P51/RxD0	FA17
16	P50/TxD0	P50/TxD0	P50/TxD0	NC
17 (N)	P97/WAIT/SAD0	P97/WAIT/SDA0	P97/SDA0	VCC
18	P96/φ/EXCL	P96/φ/EXCL	P96/φ/EXCL	NC
19	AS/IOS	AS/IOS	P95/CS1	FA16
20	HWR	HWR	P94/ <del>IOW</del>	FA15
21	RD	RD	P93/IOR	WE
22	P92/IRQ0	P92/IRQ0	P92/IRQ0	VSS
23	P91/IRQ1	P91/IRQ1	P91/IRQ1	VCC
24	P90/LWR/IRQ2/ ADTRG	P90/LWR/IRQ2/ ADTRG	P90/IRQ2/ADTRG/ ECS2	VCC

Pin No.	Expanded modes		Single-Chip Modes	Flash Memory	
TFP-144	Mode 1	Mode 2 (EXPE = 1) Mode 3 (EXPE = 1)	Mode 2 (EXPE = 0) Mode 3 (EXPE = 0)	Programmer Mode	
25 (B)	PE7	PE7	PE7	NC	
26 (B)	PE6	PE6	PE6	NC	
27 (B)	PE5	PE5	PE5	NC	
28 (B)	PE4	PE4	PE4	NC	
29 (B)	PE3	PE3	PE3	NC	
30 (B)	PE2	PE2	PE2	NC	
31 (B)	PE1	PE1	PE1	NC	
32 (B)	PE0	PE0	PE0	NC	
33 (B)	PA7/CIN15/KIN15/ PS2CD	PA7/A23/CIN15/ KIN15/PS2CD	PA7/CIN15/KIN15/ PS2CD	NC	
34 (B)	PA6/CIN14/KIN14/ PS2CC	PA6/A22/CIN14/ KIN14/PS2CC	PA6/CIN14/KIN14/ PS2CC	NC	
35 (B)	PA5/CIN13/KIN13/ PS2BD	PA5/A21/CIN13/ KIN13/PS2BD	PA5/CIN13/KIN13/ PS2BD	NC	
36	VCCB	VCCB	VCCB	VCC	
37 (B)	PA4/CIN12/KIN12/ PS2BC	PA4/A20/CIN12/ KIN12/PS2BC	PA4/CIN12/KIN12/ PS2BC	NC	
38 (B)	PA3/CIN11/KIN11/ PS2AD	PA3/A19/CIN11/ KIN11/PS2AD	PA3/CIN11/KIN11/ PS2AD	NC	
39 (B)	PA2/CIN10/KIN10/ PS2AC	PA2/A18/CIN10/ KIN10/PS2AC	PA2/CIN10/KIN10/ PS2AC	NC	
40 (B)	PA1/CIN9/KIN9	PA1/A17/CIN9/KIN9	PA1/CIN9/KIN9	NC	
41 (B)	PA0/CIN8/KIN8	PA0/A16/CIN8/KIN8	PA0/CIN8/KIN8	NC	
42	VSS	VSS	VSS	VSS	
43 (B)	PF7	PF7	PF7	NC	
44 (B)	PF6	PF6	PF6	NC	
45 (B)	PF5	PF5	PF5	NC	
46 (B)	PF4	PF4	PF4	NC	
47 (B)	PF3	PF3	PF3	NC	
48 (B)	PF2	PF2	PF2	NC	


Pin No. Exp		ed modes	Single-Chip Modes	Flash Memory	
TFP-144	Mode 2 (EXPE = 1) Mode 3 (EXPE = 1)		Mode 2 (EXPE = 0) Mode 3 (EXPE = 0)	Programmer Mode	
49 (B)	PF1	PF1	PF1	NC	
50 (B)	PF0	PF0	PF0	NC	
51 (B)	PG7	PG7	PG7	NC	
52 (B)	PG6	PG6	PG6	NC	
53 (B)	PG5	PG5	PG5	NC	
54 (B)	PG4	PG4	PG4	NC	
55 (B)	PG3	PG3	PG3	NC	
56 (B)	PG2	PG2	PG2	NC	
57 (B)	PG1	PG1	PG1	NC	
58 (B)	PG0	PG0	PG0	NC	
59	PD7	PD7	PD7	NC	
60	PD6	PD6	PD6	NC	
61	PD5	PD5	PD5	NC	
62	PD4	PD4	PD4	NC	
63	PD3	PD3	PD3	NC	
64	PD2	PD2	PD2	NC	
65	PD1	PD1	PD1	NC	
66	PD0	PD0	PD0	NC	
67	AVSS	AVSS	AVSS	VSS	
68	P70/AN0	P70/AN0	P70/AN0	NC	
69	P71/AN1	P71/AN1	P71/AN1	NC	
70	P72/AN2	P72/AN2	P72/AN2	NC	
71	P73/AN3	P73/AN3	P73/AN3	NC	
72	P74/AN4	P74/AN4	P74/AN4	NC	
73	P75/AN5	P75/AN5	P75/AN5	NC	
74	P76/AN6/DA0	P76/AN6/DA0	P76/AN6/DA0	NC	
75	P77/AN7/DA1	P77/AN7/DA1	P77/AN7/DA1	NC	
76	AVCC	AVCC	AVCC	VCC	
77	AVref	AVref	AVref	VCC	





Pin No.	Expand	ed modes	Single-Chip Modes	Flash Memory
TFP-144	Mode 1	Mode 2 (EXPE = 1) Mode 3 (EXPE = 1)	Mode 2 (EXPE = 0) Mode 3 (EXPE = 0)	Programmer Mode
78	P60/FTCI/CIN0/ KIN0/HFBACKI/ TMIX	P60/FTCI/CIN0/ KIN0/HFBACKI/ TMIX	P60/FTCI/CIN0/ KIN0/HFBACKI/ TMIX	NC
79	P61/FTOA/CIN1/ KIN1/VSYNCO	P61/FTOA/CIN1/ KIN1/VSYNCO	P61/FTOA/CIN1/ KIN1/VSYNCO	NC
80	P62/FTIA/CIN2/ KIN2/VSYNCI/TMIY	P62/FTIA/CIN2/ KIN2/VSYNCI/TMIY	P62/FTIA/CIN2/ KIN2/VSYNCI/TMIY	NC
81	P63/FTIB/CIN3/ KIN3/VFBACKI	P63/FTIB/CIN3/ KIN3/VFBACKI	P63/FTIB/CIN3/ KIN3/VFBACKI	NC
82	P64/FTIC/CIN4/ KIN4/CLAMPO	P64/FTIC/CIN4/ KIN4/CLAMPO	P64/FTIC/CIN4/ KIN4/CLAMPO	NC
83	P65/FTID/CIN5/KIN	P65/FTID/CIN5/KIN5	P65/FTID/CIN5/KIN5	NC
84	P66/FTOB/CIN6/ KIN6/IRQ6	P66/FTOB/CIN6/ KIN6/IRQ6	P66/FTOB/CIN6/ KIN6/IRQ6	NC
85	P67/TMOX/CIN7/ KIN7/IRQ7	P67/TMOX/CIN7/ KIN7/IRQ7	P67/TMOX/CIN7/ KIN7/IRQ7	VSS
86	VCC	VCC	VCC	VCC
87	PC7	PC7	PC7	NC
88	PC6	PC6	PC6	NC
89	PC5	PC5	PC5	NC
90	PC4	PC4	PC4	NC
91	PC3	PC3	PC3	NC
92	PC2	PC2	PC2	NC
93	PC1	PC1	PC1	NC
94	PC0	PC0	PC0	NC
95	VSS	VSS	VSS	VSS
96	A15 P27/A15/PW15 CBLANK		P27/PW15/CBLANK	CE
97	A14	14 P26/A14/PW14		FA14
98	A13	P25/A13/PW13	P25/PW13	FA13
99	A12	P24/A12/PW12	P24/PW12	FA12

Pin No.	Expar	nded modes	Single-Chip Modes Flash Memory		
TFP-144	Mode 1	Mode 2 (EXPE = 1) Mode 3 (EXPE = 1)	Mode 2 (EXPE = 0) Mode 3 (EXPE = 0)	Programmer Mode	
100	A11	P23/A11/PW11	P23/PW11	FA11	
101	A10	P22/A10/PW10	P22/PW10	FA10	
102	A9	P21/A9/PW9	P21/PW9	ŌE	
103	A8	P20/A8/PW8	P20/PW8	FA8	
104	A7	P17/A7/PW7	P17/PW7	FA7	
105	A6	P16/A6/PW6	P16/PW6	FA6	
106	A5	P15/A5/PW5	P15/PW5	FA5	
107	A4	P14/A4/PW4	P14/PW4	FA4	
108	A3	P13/A3/PW3	P13/PW3	FA3	
109	A2	P12/A2/PW2	P12/PW2	FA2	
110	A1	P11/A1/PW1	P11/PW1	FA1	
111	VSS	VSS	VSS	VSS	
112	A0	P10/A0/PW0	P10/PW0	FA0	
113	PB7/D7/WUE7	PB7/D7/WUE7	PB7/WUE7	NC	
114	PB6/D6/WUE6	PB6/D6/WUE6	PB6/WUE6	NC	
115	PB5/D5/WUE5	PB5/D5/WUE5	PB5/WUE5	NC	
116	PB4/D4/WUE4	PB4/D4/WUE4	PB4/WUE4	NC	
117	PB3/D3/WUE3	PB3/D3/WUE3	PB3/WUE3/CS4	NC	
118	PB2/D2/WUE2	PB2/D2/WUE2	PB2/WUE2/CS3	NC	
119	PB1/D1/WUE1	PB1/D1/WUE1	PB1/HIRQ4/WUE1/ LSCI	NC	
120	PB0/D0/WUE0	PB0/D0/WUE0	PB0/HIRQ3/WUE0/ LSMI	NC	
121	D8	D8	P30/HDB0/LAD0	FO0	
122	D9	D9	P31/HDB1/LAD1	FO1	
123	D10	D10	P32/HDB2/LAD2	FO2	
124	D11	D11	P33/HDB3/LAD3	FO3	
125	D12	D12	P34/HDB4/LFRAME	FO4	
126	D13	D13	P35/HDB5/LRESET	FO5	






Pin No.	Expanded modes		Single-Chip Modes	Flash Memory	
TFP-144	Mode 1	Mode 2 (EXPE = 1) Mode 3 (EXPE = 1)	Mode 2 (EXPE = 0) Mode 3 (EXPE = 0)	Programmer Mode	
127	D14	D14	P36/HDB6/LCLK	FO6	
128	D15	D15	P37/HDB7/SERIRQ	FO7	
129	P80	P80	P80/HA0/PME	NC	
130	P81	P81	P81/CS2/GA20	NC	
131	P82	P82	P82/HIFSD/ CLKRUN	NC	
132	P83	P83	P83/LPCPD	NC	
133	P84/IRQ3/TxD1	P84/IRQ3/TxD1	P84/IRQ3/TxD1	NC	
134	P85/IRQ4/RxD1	P85/IRQ4/RxD1	P85/IRQ4/RxD1	NC	
135	P86/IRQ5/SCK1/ SCL1	P86/IRQ5/SCK1/ SCL1	P86/IRQ5/SCK1/ SCL1	NC	
136	P40/TMCI0/TxD2/ IrTxD	P40/TMCI0/TxD2/ IrTxD	P40/TMCI0/TxD2/ IrTxD	NC	
137	P41/TMO0/RxD2/ IrRxD	P41/TMO0/RxD2/ IrRxD	P41/TMO0/RxD2/ IrRxD	NC	
138	P42/TMRI0/SCK2/ SDA1	P42/TMRI0/SCK2/ SDA1	P42/TMRI0/SCK2/ SDA1	NC	
139	VSS	VSS	VSS	VSS	
140	X1	X1	X1	NC	
141	X2	X2	X2	NC	
142	RESO	RESO	RESO	NC	
143	XTAL	XTAL	XTAL	XTAL	
144	EXTAL	EXTAL	EXTAL	EXTAL	

# 1.3.3 Pin Functions

Table 1.3 summarizes the functions of the H8S/2149 and H8S/2169 pins.

**Table 1.3** Pin Functions

		Pin	No.		
Туре	Symbol	FP-100B, TFP-100B	TFP-144	I/O	Name and Function
Power	VCC	59	1, 86	Input	<b>Power:</b> For connection to the power supply. Connect the VCC pin to the system power supply.
	VCL	9	13	Input	Power supply stabilization capacitance: Connect the VCL pin to the system power supply together with the VCC pin.
	VCCB	4	36	Input	Input/output buffer power: The power supply for the port A, E, F, and G input/output buffer.
	VSS	15, 70, 71, 92	7, 42, 95, 111, 139	Input	<b>Ground:</b> For connection to the power supply (0 V). Connect all VSS pins to the system power supply (0 V).
Clock	XTAL	2	143	Input	Connected to a crystal oscillator. See section 23, Clock Pulse Generator, for typical connection diagrams for a crystal oscillator and external clock input.
	EXTAL	3	144	Input	Connected to a crystal oscillator. The EXTAL pin can also input an external clock. See section 23, Clock Pulse Generator, for typical connection diagrams for a crystal oscillator and external clock input.
	ф	17		Output	<b>System clock:</b> Supplies the system clock to external devices.
	EXCL	17	18	Input	External subclock input: Input a 32.768 kHz external subclock.
	X1	_	140	Input	Leave open.
	X2	_	141	Input	Leave open.





		Pin	No.					
Туре	Symbol	FP-100B, TFP-100B	TFP-144	I/O	Nam	ne and	I Function	
Operating mode control	MD1 MD0	5 6	9 10	Input	mode pins mode not b	Mode pins: These pins set the operating mode. The relation between the settings o pins MD1 and MD0 and the operating mode is shown below. These pins should not be changed while the MCU is operating.		
					MD1	MD0	Operating Mode	Description
					0	1	Mode 1	Normal
								Expanded mode with on-chip ROM disabled
					1	0	Mode 2	Advanced
								Expanded mode with on-chip ROM enabled or single-chip mode
					1	1	Mode 3	Normal
								Expanded mode with on-chip ROM enabled or single-chip mode
System control	RES	1	8	Input	Reset input: When this pin is driven low, the chip is reset.			is pin is driven low,
	RESO	100	142	Output	Reset output: Outputs reset signal to external device.		s reset signal to	
	STBY	8	12	Input	<b>Standby:</b> When this pin is driven low, a transition is made to hardware standby mode.			
Address bus	A23-A16	10, 11, 20, 21, 30, 31, 47, 48		Output	Address bus (advanced): Outputs address when 16-Mbyte space is used.			
	A15–A0	60–67, 72–79	96–110, 112	Output	<b>Add</b> addr		ous: These	pins output an

		Pin	No.		
Туре	Symbol	FP-100B, TFP-100B	TFP-144	I/O	Name and Function
Data bus	D15-D8	89–82	128–121	Input/ output	Data bus (upper): Bidirectional data bus. Used for 8-bit data and upper byte of 16-bit data.
	D7-D0	57, 58, 68, 69, 80, 81, 90, 91	113–130	Input/ output	<b>Data bus (lower):</b> Bidirectional data bus. Used for lower byte of 16-bit data.
Bus control	WAIT	16	17	Input	<b>Wait:</b> Requests insertion of a wait state in the bus cycle when accessing external 3-state address space.
	RD	22	21	Output	<b>Read:</b> When this pin is low, it indicates that the external address space is being read.
	HWR	19	20	Output	<b>High write:</b> When this pin is low, it indicates that the external address space is being written to. The upper half of the data bus is valid.
	LWR	25	24	Output	Low write: When this pin is low, it indicates that the external address space is being written to. The lower half of the data bus is valid.
	AS/IOS	18	19	Output	Address strobe: When this pin is low, it indicates that address output on the address bus is valid.
Interrupt Signals	NMI	7	11	Input	Nonmaskable interrupt: Requests a nonmaskable interrupt.
	IRQ0- IRQ7	23–25, 97–99, 34, 35	22–24, 133–135, 84, 85	Input	Interrupt request 0 to 7: These pins request a maskable interrupt.
16-bit free- running	FTCI	26	78	Input	FRT counter clock input: Input pin for an external clock signal for the free-running counter (FRC).
timer (FRT)	FTOA	27	79	Output	FRT output compare A output: The output compare A output pin.
	FTOB	34	84	Output	FRT output compare B output: The output compare B output pin.
	FTIA	28	80	Input	FRT input capture A input: The input capture A input pin.

		Pin	No.	_	
Туре	Symbol	FP-100B, TFP-100B	TFP-144	I/O	Name and Function
16-bit free-	FTIB	29	81	Input	FRT input capture B input: The input capture B input pin.
running timer (FRT)	FTIC	32	82	Input	FRT input capture C input: The input capture C input pin.
(FKI)	FTID	33	83	Input	FRT input capture D input: The input capture D input pin.
8-bit timer (TMR0, TMR1,	TMO0 TMO1 TMOX	50 53 35	137 3 85	Output	Compare-match output: TMR0, TMR1, and TMRX compare-match output pins.
TMRX, TMRY)	TMCI0 TMCI1	49 52	136 2	Input	Counter external clock input: Input pins for the external clock input to the TMR0 and TMR1 counters.
	TMRI0 TMRI1	51 54	138 4	Input	Counter external reset input: TMR0 and TMR1 counter reset input pins.
	TMIX TMIY	26 28	78 80	Input	Counter external clock input/reset input: Dual function as TMRX and TMRY counter clock input pin and reset input pin.
PWM timer (PWM)	PW15- PW0	60–67, 72–79	96–110, 112	Output	<b>PWM timer output:</b> PWM timer pulse output pins.
14-bit PWM timer (PWMX)	PWX0 PWX1	55 56	5 6	Output	PWMX timer output: PWM D/A pulse output pins.
Serial communi- cation	TxD0 TxD1 TxD2	14 97 49	16 133 136	Output	Transmit data: Data output pins.
interface (SCI0, SCI1, SCI2)	RxD0 RxD1 RxD2	13 98 50	15 134 137	Input	Receive data: Data input pins.
	SCK0 SCK1 SCK2	12 99 51	14 135 138	Input/ Ouput	Serial clock: Clock input/output pins. The SCK0 output type is NMOS push-pull.


		Pin	No.	_	
Туре	Symbol	FP-100B, TFP-100B	TFP-144	1/0	Name and Function
SCI with	IrTxD	49	136	Output	IrDA transmit data/receive data: Input
IrDA (SCI2)	IrRxD	50	137	Input	and output pins for data encoded for IrDA use.
Keyboard buffer controller	PS2AC PS2BC PS2CC	31 21 11	39 37 34	Input/ Ouput	<b>PS2 clock:</b> Keyboard buffer controller synchronization clock input/output pins.
(PS2)	PS2AD PS2BD PS2CD	30 20 10	38 35 33	Input/ Ouput	<b>PS2 data:</b> Keyboard buffer controller data input/output pins.
Host interface (HIF:XBS)	HDB7- HDB0	89–82	128–121	Input/ Ouput	Host interface data bus: Bidirectional 8-bit bus for accessing the host interface (XBS).
	$\begin{array}{c} \overline{\text{CS1}}, \overline{\text{CS2}} \\ \overline{\text{ECS2}}, \\ \overline{\text{CS3}}, \overline{\text{CS4}} \end{array}$	18, 94, 25, 81, 80	19, 130, 24, 118, 117	Input	Chip select 1 to 4: Input pins for selecting host interface (XBS) channel 1 to 4.
	ĪŌR	22	21	Input	I/O read: Input pin that enables reading from the host interface (XBS).
	ĪOW	19	20	Input	I/O write: Input pin that enables writing to the host interface (XBS).
	HA0	93	129	Input	<b>Command/data:</b> Input pin that indicates whether an access is a data access or command access.
	GA20	94	130	Output	<b>GATE A20:</b> A20 gate control signal output pin.
	HIRQ11 HIRQ1 HIRQ12 HIRQ3 HIRQ4	52 53 54 91	2 3 4 120 119	Output	<b>Host interrupt 11, 1, 12, 3, 4:</b> Output pins for interrupt requests to the host.
	HIFSD	95	131	Input	Host interface shutdown: Control input pin used to place host interface (XBS) input/output pins in the high-impedance / cutoff state.

	Pin No.		_		
Туре	Symbol	FP-100B, TFP-100B	TFP-144	I/O	Name and Function
Host interface	LAD3- LAD0	85–82	124–121	Input/ Ouput	Address/data: LPC command, address, and data input/output pins.
(HIF:LPC)	LFRAME	86	125	Input	LPC frame: Input pin that indicates the start of an LPC cycle or forced termination of an abnormal LPC cycle.
	LRESET	87	126	Input	<b>LPC reset:</b> Input pin that indicates an LPC reset.
	LCLK	88	127	Input	LPC clock: The LPC clock input pin.
	SERIRQ	89	128	Input/ Ouput	Serial host interrupt: Input/output pin for LPC serialized host interrupts (HIRQ1, HIRQ6, HIRQ9 to HIRQ12).
	LSCI, LSMI PME	,90, 91, 93	119, 120, 129	Input/ Ouput	LSCI, LSMI, power management event: LPC auxiliary output pins. Functionally, they are general I/O ports.
	GA20	94	130	Input/ Ouput	<b>GATE A20:</b> A20 gate control signal output pin. Output state monitoring input is possible.
	CLKRUN	95	131	Input/ Ouput	LCLK clock run: Input/output pin that requests the start of LCLK operation when LCLK is stopped.
	LPCPD	96	132	Input	LPC power-down: Input pin that controls LPC module shutdown.
Keyboard control	KINO- KIN15	26–29, 32–35, 48, 47, 31, 30, 21, 20, 11, 10	78–85, 41–37, 35–33	Input	<b>Keyboard input:</b> Matrix keyboard input pins. P10 to P17 and P20 to P27 are used as key-scan outputs. This allows a maximum 16-output × 16-input, 256-key matrix to be configured.
	WUE0- WUE7	91, 90, 81, 80, 69, 68, 58, 57	120–113	Input	Wakeup event input: Wakeup event input pins. These pins have a similar function to the keyboard input pins, and allow the same kind of wakeup as key-wakeup from various sources.

		Pin	No.	_	
Туре	Symbol	FP-100B, TFP-100B	TFP-144	I/O	Name and Function
A/D converter	AN7-AN0	45–38	68–75	Input	<b>Analog input:</b> A/D converter analog input pins.
(ADC)	CIN0- CIN15	26–29, 32–35, 48, 47, 31, 30, 21, 20, 11, 10	78–85, 41–37, 35–33	Input	<b>Expansion A/D input:</b> Expansion A/D input pins can be connected to the A/D converter, but since they are also used as digital input/output pins, precision will fall.
	ADTRG	25	24	Input	A/D conversion external trigger input: Pin for input of an external trigger to start A/D conversion.
D/A converter (DAC)	DA0 DA1	44 45	74 75	Output	<b>Analog output:</b> D/A converter analog output pins.
A/D converter D/A	AVCC	37	76	Input	Analog power: The analog power supply pin for the A/D converter and D/A converter.
converter					When the A/D and D/A converters are not used, this pin should be connected to the system power supply (+5 V or +3 V).
	AVref	36	77	Input	Analog reference voltage: The reference power supply pin for the A/D converter and D/A converter.
					When the A/D and D/A converters are not used, this pin should be connected to the system power supply (+5 V or +3 V).
	AVSS	46	67	Input	Analog ground: The ground pin for the A/D converter and D/A converter. This pin should be connected to the system power supply (0 V).

		Pin No.			
Туре	Symbol	FP-100B, TFP-100B	TFP-144	I/O	Name and Function
Timer connec- tion	VSYNCI HSYNCI CSYNCI VFBACKI HFBACKI	28 52 54 29 26	80 2 4 81 78	Input	Timer connection input: Timer connection synchronous signal input pins.
	VSYNCO HSYNCO CLAMPO CBLANK	27 53 32 60	79 3 82 96	Output	Timer connection output: Timer connection synchronous signal output pins.
I <sup>2</sup> C bus interface (IIC)	SCL0 SCL1	12 99	14 135	Input/ Output	I <sup>2</sup> C clock input/output (channels 0 and 1): I <sup>2</sup> C clock I/O pins. These pins have a bus drive function.
					The SCL0 output type is NMOS opendrain.
	SDA0 SDA1	16 51	17 138	Input/ Output	I <sup>2</sup> C data input/output (channels 0 and 1): I <sup>2</sup> C data I/O pins. These pins have a bus drive function.
					The SDA0 output type is NMOS opendrain.
I/O ports	P17–P10	72–79	104–110, 112	Input/ Output	Port 1: Eight input/output pins. The data direction of each pin can be selected in the port 1 data direction register (P1DDR). These pins have built-in MOS input pullups, and also have LED drive capability.
	P27–P20	60–67	96–103	Input/ Output	Port 2: Eight input/output pins. The data direction of each pin can be selected in the port 2 data direction register (P2DDR). These pins have built-in MOS input pullups, and also have LED drive capability.
	P37-P30	89–82	128–121	Input/ Output	Port 3: Eight input/output pins. The data direction of each pin can be selected in the port 3 data direction register (P3DDR). These pins have built-in MOS input pullups, and also have LED drive capability.
	P47–P40	56–49	6–2, 138–136	Input/ Output	<b>Port 4:</b> Eight input/output pins. The data direction of each pin can be selected in the port 4 data direction register (P4DDR).

		Pin	No.		
Туре	Symbol	FP-100B, TFP-100B	TFP-144	I/O	Name and Function
I/O ports	P52-P50	12–14	14–16	Input/ Output	Port 5: Three input/output pins. The data direction of each pin can be selected in the port 5 data direction register (P5DDR). P52 is an NMOS push-pull output.
	P67-P60	35–32 29–26	85–78	Input/ Output	Port 6: Eight input/output pins. The data direction of each pin can be selected in the port 6 data direction register (P6DDR). These pins have built-in MOS input pullups.
	P77-P70	45–38	75–68	Input	Port 7: Eight input pins.
	P86-P80	99–93	135–129	Input/ Output	<b>Port 8:</b> Seven input/output pins. The data direction of each pin can be selected in the port 8 data direction register (P8DDR).
	P97–P90	16–19 22–25	17–24	Input/ Output	Port 9: Eight input/output pins. The data direction of each pin (except P96) can be selected in the port 9 data direction register (P9DDR). P97 is an NMOS push-pull output.
	PA7-PA0	10, 11, 20, 21, 30, 31, 47, 48		Input/ Output	Port A: Eight input/output pins. The data direction of each pin can be selected in the port A data direction register (PADDR). These pins have built-in MOS input pullups. These are VCCB drive pins.
	PB7–PB0	57, 58, 68, 69, 80, 81, 90, 91	113–120	Input/ Output	Port B: Eight input/output pins. The data direction of each pin can be selected in the port B data direction register (PBDDR). These pins have built-in MOS input pullups.
	PC7-PC0	_	87–94	Input/ Output	Port C: Eight input/output pins. The data direction of each pin can be selected in the port C data direction register (PCDDR). These pins have built-in MOS input pullups.
	PD7-PD0	_	59–66	Input/ Output	Port D: Eight input/output pins. The data direction of each pin can be selected in the port D data direction register (PDDR). These pins have built-in MOS input pullups.





		Pin No.			
Туре	Symbol	FP-100B, TFP-100B	TFP-144	I/O	Name and Function
I/O ports	PE7-PE0	_	25–32	Input/ Output	Port E: Eight input/output pins. The data direction of each pin can be selected in the port E data direction register (PEDDR). These pins have built-in MOS input pullups. These are VCCB drive pins.
	PF7–PF0	_	43–50	Input/ Output	Port F: Eight input/output pins. The data direction of each pin can be selected in the port F data direction register (PFDDR). These pins have built-in MOS input pullups. These are VCCB drive pins.
	PG7-PG0	_	51–58	Input/ Output	Port G: Eight input/output pins. The data direction of each pin can be selected in the port G data direction register (PGDDR). These pins have built-in MOS input pullups. These are VCCB drive pins.

# Section 2 CPU

### 2.1 Overview

The H8S/2000 CPU is a high-speed central processing unit with an internal 32-bit architecture that is upward-compatible with the H8/300 and H8/300H CPUs. The H8S/2000 CPU has sixteen 16-bit general registers, can address a 16-Mbyte (architecturally 4-Gbyte) linear address space, and is ideal for realtime control.

#### 2.1.1 Features

The H8S/2000 CPU has the following features.

- Upward-compatible with H8/300 and H8/300H CPUs
  - Can execute H8/300 and H8/300H object programs
- General-register architecture
  - Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers)
- Sixty-five basic instructions
  - 8/16/32-bit arithmetic and logic instructions
  - Multiply and divide instructions
  - Powerful bit-manipulation instructions
- Eight addressing modes
  - Register direct [Rn]
  - Register indirect [@ERn]
  - Register indirect with displacement [@(d:16,ERn) or @(d:32,ERn)]
  - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
  - Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]
  - Immediate [#xx:8, #xx:16, or #xx:32]
  - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
  - Memory indirect [@@aa:8]
- 16-Mbyte address space
  - Program: 16 Mbytes
  - Data: 16 Mbytes (4 Gbytes architecturally)

- High-speed operation
  - All frequently-used instructions execute in one or two states

— Maximum clock rate: 10 MHz

— 8/16/32-bit register-register add/subtract: 100 ns

—  $8 \times 8$ -bit register-register multiply: 1200 ns

—  $16 \div 8$ -bit register-register divide: 1200 ns

—  $16 \times 16$ -bit register-register multiply: 2000 ns

• Two CPU operating modes

— 32 ÷ 16-bit register-register divide:

- Normal mode
- Advanced mode
- Power-down state
  - Transition to power-down state by SLEEP instruction
  - CPU clock speed selection

#### 2.1.2 Differences between H8S/2600 CPU and H8S/2000 CPU

The differences between the H8S/2600 CPU and the H8S/2000 CPU are shown below.

• Register configuration

The MAC register is supported only by the H8S/2600 CPU.

• Basic instructions

The four instructions MAC, CLRMAC, LDMAC, and STMAC are supported only by the H8S/2600 CPU.

2000 ns

Number of execution states

The number of execution states of the MULXU and MULXS instructions differ as follows.

#### **Number of Execution States**

Instruction	Mnemonic	H8S/2600	H8S/2000	
MULXU	MULXU.B Rs, Rd	3	12	
	MULXU.W Rs, ERd	4	20	
MULXS	MULXS.B Rs, Rd	4	13	
	MULXS.W Rs, ERd	5	21	

There are also differences in the address space, EXR register functions, power-down state, etc., depending on the product.

Rev. 3.00 Jan 18, 2006 page 34 of 1044

REJ09B0280-0300



#### 2.1.3 Differences from H8/300 CPU

In comparison to the H8/300 CPU, the H8S/2000 CPU has the following enhancements.

- More general registers and control registers
  - Eight 16-bit extended registers, and one 8-bit control register, have been added.
- Expanded address space
  - Normal mode supports the same 64-kbyte address space as the H8/300 CPU.
  - Advanced mode supports a maximum 16-Mbyte address space.
- Enhanced addressing
  - The addressing modes have been enhanced to make effective use of the 16-Mbyte address space.
- Enhanced instructions
  - Addressing modes of bit-manipulation instructions have been enhanced.
  - Signed multiply and divide instructions have been added.
  - Two-bit shift instructions have been added.
  - Instructions for saving and restoring multiple registers have been added.
  - A test and set instruction has been added.
- · Higher speed
  - Basic instructions execute twice as fast.

### 2.1.4 Differences from H8/300H CPU

In comparison to the H8/300H CPU, the H8S/2000 CPU has the following enhancements.

- Additional control register
  - One 8-bit control register has been added.
- Enhanced instructions
  - Addressing modes of bit-manipulation instructions have been enhanced.
  - Two-bit shift instructions have been added.
  - Instructions for saving and restoring multiple registers have been added.
  - A test and set instruction has been added.
- Higher speed
  - Basic instructions execute twice as fast.



# 2.2 **CPU Operating Modes**

The H8S/2000 CPU has two operating modes: normal and advanced. Normal mode supports a maximum 64-kbyte address space. Advanced mode supports a maximum 16-Mbyte total address space (architecturally the maximum total address space is 4 Gbytes, with a maximum of 16 Mbytes for the program area and a maximum of 4 Gbytes for the data area). The mode is selected by the mode pins of the microcontroller.




Figure 2.1 CPU Operating Modes

### (1) Normal Mode

The exception vector table and stack have the same structure as in the H8/300 CPU.

**Address Space:** A maximum address space of 64 kbytes can be accessed.

**Extended Registers (En):** The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers. When En is used as a 16-bit register it can contain any value, even when the corresponding general register (Rn) is used as an address register. If the general register is referenced in the register indirect addressing mode with pre-decrement (@-Rn) or post-increment (@Rn+) and a carry or borrow occurs, however, the value in the corresponding extended register (En) will be affected.

**Instruction Set:** All instructions and addressing modes can be used. Only the lower 16 bits of effective addresses (EA) are valid.



**Exception Vector Table and Memory Indirect Branch Addresses:** In normal mode the top area starting at H'0000 is allocated to the exception vector table. One branch address is stored per 16 bits. The configuration of the exception vector table in normal mode is shown in figure 2.2. For details of the exception vector table, see section 4, Exception Handling.




Figure 2.2 Exception Vector Table (Normal Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. In normal mode the operand is a 16-bit word operand, providing a 16-bit branch address. Branch addresses can be stored in the top area from H'0000 to H'00FF. Note that this area is also used for the exception vector table.

**Stack Structure:** When the program counter (PC) is pushed onto the stack in a subroutine call, and the PC and condition-code register (CCR) are pushed onto the stack in exception handling, they are stored as shown in figure 2.3. The extended control register (EXR) is not pushed onto the stack. For details, see section 4, Exception Handling.




Figure 2.3 Stack Structure in Normal Mode

### (2) Advanced Mode

**Address Space:** Linear access is provided to a 16-Mbyte maximum address space (architecturally a maximum 16-Mbyte program area and a maximum 4-Gbyte data area, with a maximum of 4 Gbytes for program and data areas combined).

**Extended Registers (En):** The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers or address registers.

**Instruction Set:** All instructions and addressing modes can be used.

**Exception Vector Table and Memory Indirect Branch Addresses:** In advanced mode the top area starting at H'00000000 is allocated to the exception vector table in units of 32 bits. In each 32 bits, the upper 8 bits are ignored and a branch address is stored in the lower 24 bits (figure 2.4). For details of the exception vector table, see section 4, Exception Handling.




Figure 2.4 Exception Vector Table (Advanced Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. In advanced mode the operand is a 32-bit longword operand, providing a 32-bit branch address. The upper 8 bits of these 32 bits are a reserved area that is regarded as H'00. Branch addresses can be stored in the area from H'000000000 to H'000000FF. Note that the first part of this range is also the exception vector table.

**Stack Structure:** In advanced mode, when the program counter (PC) is pushed onto the stack in a subroutine call, and the PC and condition-code register (CCR) are pushed onto the stack in exception handling, they are stored as shown in figure 2.5. The extended control register (EXR) is not pushed onto the stack. For details, see section 4, Exception Handling.




Figure 2.5 Stack Structure in Advanced Mode



# 2.3 Address Space

Figure 2.6 shows a memory map of the H8S/2000 CPU. The H8S/2000 CPU provides linear access to a maximum 64-kbyte address space in normal mode, and a maximum 16-Mbyte (architecturally 4-Gbyte) address space in advanced mode.




Figure 2.6 Memory Map

# 2.4 Register Configuration

# 2.4.1 Overview

The CPU has the internal registers shown in figure 2.7. There are two types of registers: general registers and control registers.

General Registers (Rn) and Extended Registers (En)								
	15	07	0	07				
ER0	E0		R0H	R0L				
ER1	E1		R1H	R1L				
ER2	E2		R2H	R2L				
ER3	E3		R3H	R3L				
ER4	E4		R4H	R4L				
ER5	E5		R5H	R5L				
ER6	E6		R6H	R6L				
ER7 (SP)	E7		R7H	R7L				
	PC  7 6 5 4 3 2 1 0  EXR* T 12 11 10  7 6 5 4 3 2 1 0  CCR I UI H UN Z V C							
PC: Pr EXR: Ex T: Tr I2 to I0: Int CCR: Co I: Int	ack pointer rogram counter ktended control register ace bit terrupt mask bits condition-code register terrupt mask bit ser bit or interrupt mask bit	H: U: N: Z: V: C:	Half-carry flag User bit Negative flag Zero flag Overflow flag Carry flag					
Note: * Does not affect operation in the H8S/2169 or H8S/2149.								

Figure 2.7 CPU Registers

### 2.4.2 General Registers

The CPU has eight 32-bit general registers. These general registers are all functionally alike and can be used as both address registers and data registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. When the general registers are used as 32-bit registers or address registers, they are designated by the letters ER (ER0 to ER7).

The ER registers divide into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum of sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit general registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum of sixteen 8-bit registers.

Figure 2.8 illustrates the usage of the general registers. The usage of each register can be selected independently.




Figure 2.8 Usage of General Registers

General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2.9 shows the stack.




Figure 2.9 Stack

### 2.4.3 Control Registers

The control registers are the 24-bit program counter (PC), 8-bit extended control register (EXR), and 8-bit condition-code register (CCR).

### (1) Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched, the least significant PC bit is regarded as 0.)


# (2) Extended Control Register (EXR)

An 8-bit register. In the H8S/2169 or H8S/2149, this register does not affect operation.

**Bit 7—Trace Bit (T):** This bit is reserved. In the H8S/2169 or H8S/2149, this bit does not affect operation.

**Bits 6 to 3—Reserved:** These bits are reserved. They are always read as 1.

**Bits 2 to 0—Interrupt Mask Bits (I2 to I0):** These bits are reserved. In the H8S/2169 or H8S/2149, these bits do not affect operation.





# (3) Condition-Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags.

**Bit 7—Interrupt Mask Bit (I):** Masks interrupts other than NMI when set to 1. (NMI is accepted regardless of the I bit setting.) The I bit is set to 1 by hardware at the start of an exception-handling sequence. For details, refer to section 5, Interrupt Controller.

Bit 6—User Bit or Interrupt Mask Bit (UI): Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions. This bit can also be used as an interrupt mask bit. For details, refer to section 5, Interrupt Controller.

**Bit 5—Half-Carry Flag (H):** When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.

**Bit 4—User Bit (U):** Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.

Bit 3—Negative Flag (N): Stores the value of the most significant bit (sign bit) of data.

Bit 2—Zero Flag (Z): Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.

**Bit 1—Overflow Flag (V):** Set to 1 when an arithmetic overflow occurs, and cleared to 0 otherwise.

Bit 0—Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to store the carry


The carry flag is also used as a bit accumulator by bit-manipulation instructions.

Some instructions leave some or all of the flag bits unchanged. For the action of each instruction on the flag bits, refer to appendix A.1, Instruction.

Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch (Bcc) instructions.

# 2.4.4 Initial Register Values

Reset exception handling loads the CPU's program counter (PC) from the vector table, clears the trace bit in EXR to 0, and sets the interrupt mask bits in CCR and EXR to 1. The other CCR bits and the general registers are not initialized. In particular, the stack pointer (ER7) is not initialized. The stack pointer should therefore be initialized by an MOV.L instruction executed immediately after a reset.





# 2.5 Data Formats

The CPU can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n (n = 0, 1, 2, ..., 7) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

# 2.5.1 General Register Data Formats

Figure 2.10 shows the data formats in general registers.

Data Type	General Register	Data Format
1-bit data	RnH	7 0 7 6 5 4 3 2 1 0 Don't care
1-bit data	RnL	7 0 Don't care 7 6 5 4 3 2 1 0
4-bit BCD data	RnH	7 4 3 0 Upper digit Lower digit Don't care
4-bit BCD data	RnL	7 4 3 0  Don't care Upper digit Lower digit
Byte data	RnH	7 0 Don't care MSB LSB
Byte data	RnL	7 0   Don't care

Figure 2.10 General Register Data Formats




Figure 2.10 General Register Data Formats (cont)



### 2.5.2 Memory Data Formats

Figure 2.11 shows the data formats in memory. The CPU can access word data and longword data in memory, but word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, no address error occurs but the least significant bit of the address is regarded as 0, so the access starts at the preceding address. This also applies to instruction fetches.




Figure 2.11 Memory Data Formats

When ER7 (SP) is used as an address register to access the stack, the operand size should be word size or longword size.

# 2.6 Instruction Set

### 2.6.1 Overview

The H8S/2000 CPU has 65 types of instructions. The instructions are classified by function in table 2.1.

**Table 2.1 Instruction Classification** 

Function	Instructions	Size	Types
Data transfer	MOV	BWL	5
	POP*1, PUSH*1	WL	
	LDM*5, STM*5	L	<u></u>
	MOVFPE*3, MOVTPE*3	В	
Arithmetic	ADD, SUB, CMP, EG	BWL	19
operations	ADDX, SUBX, DAA, DAS	В	
	INC, DEC	BWL	
	ADDS, SUBS	L	
	MULXU, DIVXU, MULXS, DIVXS	BW	
	EXTU, EXTS	WL	
	TAS*4	В	
Logic operations	AND, OR, XOR, NOT	BWL	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	BWL	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BLD, BILD, BST, BIST, BAND,	В	14
	BIAND, BOR, BIOR, BXOR, BIXOR		
Branch	Bcc*2, JMP, BSR, JSR, RTS	_	5
System control	TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	_	9
Block data transfer	EEPMOV	_	1

Total: 65 types

Legend:

B: Byte W: Word

L: Longword

Notes: 1. POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W Rn, @-SP.

POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV.L ERn, @-SP.

- 2. Bcc is the general name for conditional branch instructions.
- 3. Cannot be used in the H8S/2169 or H8S/2149.
- 4. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
- 5. Only registers ER0 to ER6 should be used when using the STM/LDM instruction.



# 2.6.2 Instructions and Addressing Modes

Table 2.2 indicates the combinations of instructions and addressing modes that the H8S/2000 CPU can use.

**Table 2.2** Combinations of Instructions and Addressing Modes

		Addressing Modes													
Function	Instruction	#xx	Rn	@ERn	@(d:16,ERn)	@(d:32,ERn)	@-ERn/@ERn+	@aa:8	@aa:16	@aa:24	@aa:32	@(d:8,PC)	@(d:16,PC)	@ @ aa:8	ı
Data	MOV	BWL	BWL	BWL	BWL	BWL	BWL	В	BWL	_	BWL	_	_	_	_
transfer	POP, PUSH	_	_	_	_	_	_	_	_	_	_	_	_	_	WL
	LDM*3, STM*3	_	_	_	_	_	_	_	_	_	_	_	_	_	L
	MOVFPE*1, MOVTPE*1	_	_	_	_	_	_	-	В	_	_	_	_	_	_
Arithmetic	ADD, CMP	BWL	BWL	_	_	_	_		_	_	_	_	_	_	_
operations	SUB	WL	BWL	_	_	_	_	_		_	_	_	_	_	_
	ADDX, SUBX	В	В	_	_	_	_		_	_	_	_	_	_	_
	ADDS, SUBS	_	L	_	_	_	_		_	_	_	_	_	_	_
	INC, DEC	_	BWL	_	_	_	_	-	_	_	_	_	_	_	_
	DAA, DAS	_	В	_	_	_	_	_		_	_	_	_	_	_
	MULXU, DIVXU	_	BW	_	_	_	_	_	_	_	_	_	_	_	_
	MULXS, DIVXS	_	BW	_	_	_	_	_	_	_	_	_	_	_	_
	NEG	_	BWL	_	_	_	_	_	_	_	_	_	_	_	_
	EXTU, EXTS	_	WL	_	_	_	_	_	_	_	_	_	_	_	_
	TAS*2	_	_	В	_	_	_	_		_	_	_	_	_	_
Logic	AND, OR, XOR	BWL	BWL	_	_	_	_	_		_	_	_	_	_	_
operations	NOT	_	BWL	_	_	_	_	_		_	_	_	_	_	_
Shift		_	BWL	_	_	_	_	_		_	_	_	_	_	_
Bit manipula	ation	_	В	В	_	_	_	В	В	_	В	_	_	_	_
Branch	Bcc, BSR	_	_	_	_	_	_	_		_	_	0	0	_	_
	JMP, JSR	_	_	_	_	_	_	_		0	_	_	_	0	_
	RTS	_	_	_	_	_	_	_		_	_	_	_	_	0
System	TRAPA	_	_	_	_	_	_	_	_	_	_	_	_	_	0
control	RTE	_	_	_	_	_	_	_		_	_	_	_	_	0
	SLEEP						_								0
	LDC	В	В	W	W	W	W	_	W	_	W	_	_	_	_
	STC	_	В	W	W	W	W		W		W			_	
	ANDC, ORC, XORC	В	_		_	_	_							_	
	NOP	_	_	_	_	_	_	_		_		_	_		0
Block data t	ransfer	_	_	_	_	_	_	_	_	_	_	_	_	_	BW

Legend: B: Byte, W: Word, L: Longword

Notes: 1. Cannot be used in the H8S/2169 or H8S/2149.

- 2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
- 3. Only registers ER0 to ER6 should be used when using the STM/LDM instruction.


# 2.6.3 Table of Instructions Classified by Function

Table 2.3 summarizes the instructions in each functional category. The notation used in table 2.3 is defined below.

### **Operation Notation**

Rd	General register (destination)*
Rs	General register (source)*
Rn	General register*
ERn	General register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
EXR	Extended control register
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
_	Subtraction
×	Multiplication
÷	Division
^	Logical AND
<u></u>	Logical OR
$\oplus$	Logical exclusive OR
$\rightarrow$	Move
7	NOT (logical complement)
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length

Note: \* General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers (ER0 to ER7).






**Table 2.3** Instructions Classified by Function

Туре	Instruction	Size*1	Function
Data transfer	MOV	B/W/L	(EAs) → Rd, Rs → (EAd) Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
	MOVFPE	В	Cannot be used in the H8S/2169 or H8S/2149.
	MOVTPE	В	Cannot be used in the H8S/2169 or H8S/2149.
	POP	W/L	$@SP+ \rightarrow Rn$ Pops a general register from the stack.
			POP.W Rn is identical to MOV.W @SP+, Rn.
			POP.L ERn is identical to MOV.L @SP+, ERn.
	PUSH	W/L	$Rn \rightarrow @-SP$ Pushes a general register onto the stack.
			PUSH.W Rn is identical to MOV.W Rn, @-SP.
			PUSH.L ERn is identical to MOV.L ERn, @-SP.
	LDM*3	L	@SP+ $\rightarrow$ Rn (register list) Pops two or more general registers from the stack.
	STM*3	L	Rn (register list) $\rightarrow$ @-SP Pushes two or more general registers onto the stack.
Arithmetic operations	ADD SUB	B/W/L	Rd $\pm$ Rs $\rightarrow$ Rd, Rd $\pm$ #IMM $\rightarrow$ Rd Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register. (Immediate byte data cannot be subtracted from byte data in a general register. Use the SUBX or ADD instruction.)
	ADDX SUBX	В	Rd $\pm$ Rs $\pm$ C $\rightarrow$ Rd, Rd $\pm$ #IMM $\pm$ C $\rightarrow$ Rd Performs addition or subtraction with carry on byte data in two general registers, or on immediate data and data in a general register.
	INC DEC	B/W/L	$Rd \pm 1 \rightarrow Rd$ , $Rd \pm 2 \rightarrow Rd$ Increments or decrements a general register by 1 or 2. (Byte operands can be incremented or decremented by 1 only.)
	ADDS SUBS	L	Rd $\pm$ 1 $\rightarrow$ Rd, Rd $\pm$ 2 $\rightarrow$ Rd, Rd $\pm$ 4 $\rightarrow$ Rd Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register.

Туре	Instruction	Size*1	Function
Arithmetic operations	DAA DAS	В	Rd decimal adjust $\rightarrow$ Rd Decimal-adjusts an addition or subtraction result in a general register by referring to the CCR to produce 4-bit BCD data.
	MULXU	B/W	Rd $\times$ Rs $\rightarrow$ Rd Performs unsigned multiplication on data in two general registers: either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.
	MULXS	B/W	Rd $\times$ Rs $\rightarrow$ Rd Performs signed multiplication on data in two general registers: either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.
	DIVXU	B/W	Rd $\div$ Rs $\rightarrow$ Rd Performs unsigned division on data in two general registers: either 16 bits $\div$ 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder or 32 bits $\div$ 16 bits $\rightarrow$ 16-bit quotient and 16- bit remainder.
	DIVXS	B/W	Rd $\div$ Rs $\to$ Rd Performs signed division on data in two general registers: either 16 bits $\div$ 8 bits $\to$ 8-bit quotient and 8-bit remainder or 32 bits $\div$ 16 bits $\to$ 16-bit quotient and 16- bit remainder.
	CMP	B/W/L	Rd – Rs, Rd – #IMM Compares data in a general register with data in another general register or with immediate data, and sets CCR bits according to the result.
	NEG	B/W/L	$0-Rd \rightarrow Rd$ Takes the two's complement (arithmetic complement) of data in a general register.
	EXTU	W/L	Rd (zero extension) → Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by padding with zeros on the left.
	EXTS	W/L	Rd (sign extension) → Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by extending the sign bit.
	TAS	В	@ERd – 0, 1 $\rightarrow$ ( <bit 7=""> of @ERd)*2 Tests memory contents, and sets the most significant bit (bit 7) to 1.</bit>

Туре	Instruction	Size*1	Function
Logic operations	AND	B/W/L	$Rd \wedge Rs \rightarrow Rd$ , $Rd \wedge \#IMM \rightarrow Rd$ Performs a logical AND operation on a general register and another general register or immediate data.
	OR	B/W/L	$Rd \lor Rs \to Rd$ , $Rd \lor \#IMM \to Rd$ Performs a logical OR operation on a general register and another general register or immediate data.
	XOR	B/W/L	$Rd \oplus Rs \rightarrow Rd$ , $Rd \oplus \#IMM \rightarrow Rd$ Performs a logical exclusive OR operation on a general register and another general register or immediate data.
	NOT	B/W/L	¬ (Rd) → (Rd) Takes the one's complement (logical complement) of general register contents.
Shift operations	SHAL SHAR	B/W/L	Rd (shift) $\rightarrow$ Rd Performs an arithmetic shift on general register contents. A 1-bit or 2-bit shift is possible.
	SHLL SHLR	B/W/L	Rd (shift) → Rd Performs a logical shift on general register contents. A 1-bit or 2-bit shift is possible.
	ROTL ROTR	B/W/L	Rd (rotate) → Rd Rotates general register contents. 1-bit or 2-bit rotation is possible.
_	ROTXL ROTXR	B/W/L	Rd (rotate) $\rightarrow$ Rd Rotates general register contents through the carry flag. 1-bit or 2-bit rotation is possible.

Туре	Instruction	Size*1	Function
Bit- manipulation instructions	BSET	В	1 → ( <bit-no.> of <ead>) Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.>
	BCLR	В	$0 \rightarrow$ ( clears a specified bit in a general register or memory operand to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
	BNOT	В	¬ ( <bit-no.> of <ead>) → (<bit-no.> of <ead>) Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.></ead></bit-no.>
	BTST	В	¬ ( <bit-no.> of <ead>) → Z  Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.>
	BAND	В	$C \wedge (\text{-bit-No} \text{ of -EAd-}) \rightarrow C$ ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
	BIAND	В	$C \land \neg$ ( <bit-no.> of <ead>) <math>\rightarrow C</math> ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
	BOR	В	$C \lor (\text{-bit-No.} \gt \text{of } < \text{EAd} \gt) \to C$ ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
	BIOR	В	$C \lor \neg$ ( <bit-no.> of <ead>) <math>\to C</math> ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>





Туре	Instruction	Size*1	Function
Bit- manipulation instructions	BXOR	В	$C \oplus (\text{-bit-No}) \text{ of -cEAd-}) \to C$ Exclusive-ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
	BIXOR	В	C ⊕ ¬ ( <bit-no.> of <ead>) → C Exclusive-ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.  The bit number is specified by 3-bit immediate data.</ead></bit-no.>
	BLD	В	( <bit-no.> of <ead>) → C Transfers a specified bit in a general register or memory operand to the carry flag.</ead></bit-no.>
	BILD	В	¬ ( <bit-no.> of <ead>) → C  Transfers the inverse of a specified bit in a general register or memory operand to the carry flag.  The bit number is specified by 3-bit immediate data.</ead></bit-no.>
	BST	В	C  ightharpoonup (shift-No.> of <ead>) Transfers the carry flag value to a specified bit in a general register or memory operand.</ead>
	BIST	В	$\neg$ C $\rightarrow$ ( <bit-no.> of <ead>) Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data.</ead></bit-no.>

Туре	Instruction	Size*1	Function				
Branch instructions	Bcc	_		pecified address if a spaching conditions are lis			
			Mnemonic	Description	Condition		
			BRA(BT)	Always (true)	Always		
			BRN(BF)	Never (false)	Never		
			ВНІ	High	$C \vee Z = 0$		
			BLS	Low or same	C ∨ Z = 1		
			BCC(BHS)	Carry clear (high or same)	C = 0		
			BCS(BLO)	Carry set (low)	C = 1		
			BNE	Not equal	Z = 0		
			BEQ	Equal	Z = 1		
			BVC	Overflow clear	V = 0		
			BVS	Overflow set	V = 1		
			BPL	Plus	N = 0		
			ВМІ	Minus	N = 1		
			BGE	Greater or equal	N ⊕ V = 0		
			BLT	Less than	N ⊕ V = 1		
			BGT	Greater than	$Z\lor(N\oplus V)=0$		
			BLE	Less or equal	$Z\lor(N\oplus V)=1$		
	JMP	_	Branches uncor	nditionally to a specified	d address.		
	BSR	_	Branches to a s	ubroutine at a specified	d address.		
	JSR	_	Branches to a s	ubroutine at a specified	d address.		
	RTS	_	Returns from a	subroutine			
System	TRAPA	_	Starts trap-instr	uction exception handli	ng.		
control nstructions	RTE	_	Returns from ar	n exception-handling ro	utine.		
HStructions	SLEEP	_	Causes a transition to a power-down state.				
	LDC	B/W	(EAs) → CCR, (EAs) → EXR Moves contents of a general register or memory or immediate data to CCR or EXR. Although CCR and EX are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.				

Туре	Instruction	Size*1	Function
System control instructions	STC	B/W	CCR → (EAd), EXR → (EAd) Transfers CCR or EXR contents to a general register or memory. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.
	ANDC	В	CCR $\land$ #IMM $\rightarrow$ CCR, EXR $\land$ #IMM $\rightarrow$ EXR Logically ANDs the CCR or EXR contents with immediate data.
	ORC	В	CCR $\vee$ #IMM $\rightarrow$ CCR, EXR $\vee$ #IMM $\rightarrow$ EXR Logically ORs the CCR or EXR contents with immediate data.
	XORC	В	CCR $\oplus$ #IMM $\to$ CCR, EXR $\oplus$ #IMM $\to$ EXR Logically exclusive-ORs the CCR or EXR contents with immediate data.
	NOP	_	$PC + 2 \rightarrow PC$ Only increments the program counter.
Block data transfer instructions	EEPMOV.B	_	if R4L $\neq$ 0 then Repeat @ER5+ $\rightarrow$ @ER6+ R4L-1 $\rightarrow$ R4L Until R4L = 0 else next;
	EEPMOV.W	_	if R4 $\neq$ 0 then Repeat @ER5+ $\rightarrow$ @ER6+ R4-1 $\rightarrow$ R4 Until R4 = 0 else next;
			Block transfer instruction. Transfers the number of data bytes specified by R4L or R4 from locations starting at the address indicated by ER5 to locations starting at the address indicated by ER6. After the transfer, the next instruction is executed.

Notes: 1. Size refers to the operand size.

B: ByteW: WordL: Longword

- 2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
- 3. Only registers ER0 to ER6 should be used when using the STM/LDM instruction.

#### 2.6.4 Basic Instruction Formats

The CPU instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op field), a register field (r field), an effective address extension (EA field), and a condition field (cc).

**Operation Field:** Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

**Register Field:** Specifies a general register. Address registers are specified by 3 bits, data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.

**Effective Address Extension:** Eight, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.

Condition Field: Specifies the branching condition of Bcc instructions.

Figure 2.12 shows examples of instruction formats.




Figure 2.12 Instruction Formats (Examples)

# 2.6.5 Notes on Use of Bit-Manipulation Instructions

The BSET, BCLR, BNOT, BST, and BIST instructions read a byte of data, carry out bit manipulation, then write back the byte of data. Caution is therefore required when using these instructions on a register containing write-only bits, or a port.

The BCLR instruction can be used to clear internal I/O register flags to 0. In this case, the relevant flag need not be read beforehand if it is clear that it has been set to 1 in an interrupt handling routine, etc.

# 2.7 Addressing Modes and Effective Address Calculation

# 2.7.1 Addressing Mode

The CPU supports the eight addressing modes listed in table 2.4. Each instruction uses a subset of these addressing modes. Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit-manipulation instructions use register direct, register indirect, or absolute addressing mode to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

Table 2.4 Addressing Modes

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:32,ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @–ERn
5	Absolute address	@aa:8/@aa:16/@aa:24/@aa:32
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@@aa:8

**Register Direct—Rn:** The register field of the instruction code specifies an 8-, 16-, or 32-bit general register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

**Register Indirect**—@**ERn:** The register field of the instruction code specifies an address register (ERn) which contains the address of the operand in memory. If the address is a program instruction address, the lower 24 bits are valid and the upper 8 bits are all assumed to be 0 (H'00).

**Register Indirect with Displacement**—@(d:16, ERn) or @(d:32, ERn): A 16-bit or 32-bit displacement contained in the instruction is added to an address register (ERn) specified by the register field of the instruction, and the sum gives the address of a memory operand. A 16-bit displacement is sign-extended when added.

# Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn:

- Register indirect with post-increment—@ERn+ The register field of the instruction code specifies an address register (ERn) which contains the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, or 4 for longword access. For word or longword access, the register value should be even.
- Register indirect with pre-decrement—@-ERn

  The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the result becomes the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word access, or 4 for longword access. For word or longword access, the register value should be even.

**Absolute Address**—@aa:8, @aa:16, @aa:24, or @aa:32: The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24), or 32 bits long (@aa:32).

To access data, the absolute address should be 8 bits (@aa:8), 16 bits (@aa:16), or 32 bits (@aa:32) long. For an 8-bit absolute address, the upper 24 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 16 bits are a sign extension. A 32-bit absolute address can access the entire address space.

A 24-bit absolute address (@aa:24) indicates the address of a program instruction. The upper 8 bits are all assumed to be 0 (H'00).



Table 2.5 indicates the accessible absolute address ranges.

Table 2.5 Absolute Address Access Ranges

Absolute Address		Normal Mode	Advanced Mode
Data address	8 bits (@aa:8)	H'FF00 to H'FFFF	H'FFFF00 to H'FFFFFF
	16 bits (@aa:16)	H'0000 to H'FFFF	H'000000 to H'007FFF, H'FF8000 to H'FFFFFF
	32 bits (@aa:32)		H'000000 to H'FFFFFF
Program instruction address	24 bits (@aa:24)		

**Immediate**—**#xx:8**, **#xx:16**, **or #xx:32**: The instruction contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data as an operand.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some bit manipulation instructions contain 3-bit immediate data in the instruction code, specifying a bit number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying a vector address

**Program-Counter Relative**—@(**d:8, PC**) or @(**d:16, PC**): This mode is used in the Bcc and BSR instructions. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address. Only the lower 24 bits of this branch address are valid; the upper 8 bits are all assumed to be 0 (H'00). The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 words) or -32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction. The resulting value should be an even number.

**Memory Indirect**—@@aa:8: This mode can be used by the JMP and JSR instructions. The instruction code contains an 8-bit absolute address specifying a memory operand. This memory operand contains a branch address. The upper bits of the absolute address are all assumed to be 0, so the address range is 0 to 255 (H'0000 to H'00FF in normal mode, H'000000 to H'000FF in advanced mode). In normal mode the memory operand is a word operand and the branch address is 16 bits long. In advanced mode the memory operand is a longword operand, the first byte of which is assumed to be all 0 (H'00).

Note that the first part of the address range is also the exception vector area. For further details, refer to section 4, Exception Handling.




Figure 2.13 Branch Address Specification in Memory Indirect Mode

If an odd address is specified in word or longword memory access, or as a branch address, the least significant bit is regarded as 0, causing data to be accessed or an instruction code to be fetched at the address preceding the specified address. (For further information, see section 2.5.2, Memory Data Formats.)

### 2.7.2 Effective Address Calculation

Table 2.6 indicates how effective addresses are calculated in each addressing mode. In normal mode the upper 8 bits of the effective address are ignored in order to generate a 16-bit address.









Table 2.6 Effective Address Calculation




- 4 Register indirect with post-increment or pre-decrement
  - Register indirect with post-increment @ERn+



Register indirect with pre-decrement @-ERn





# **Addressing Mode and Effective Address** Instruction Format **Effective Address (EA)** Calculation No. Memory indirect @@aa:8 8 Normal mode ор abs 87 ₩ 0 31 H'000000 abs 31 24 23 16 15 Don't H'00 care 15 Memory contents Advanced mode ор abs 31 8 7 H'000000 abs

31

Memory contents

0

31 24 23 Don't

care

# 2.8 Processing States

### 2.8.1 Overview

The CPU has five main processing states: the reset state, exception-handling state, program execution state, bus-released state, and power-down state. Figure 2.14 shows a diagram of the processing states. Figure 2.15 indicates the state transitions.




Figure 2.14 Processing States






Figure 2.15 State Transitions

### 2.8.2 Reset State

When the  $\overline{RES}$  input goes low all current processing stops and the CPU enters the reset state. All interrupts are disabled in the reset state. Reset exception handling starts when the  $\overline{RES}$  signal changes from low to high.

The reset state can also be entered by a watchdog timer overflow. For details, refer to section 14, Watchdog Timer (WDT).

# 2.8.3 Exception-Handling State

The exception-handling state is a transient state that occurs when the CPU alters the normal processing flow due to a reset, interrupt, or trap instruction. The CPU fetches a start address (vector) from the exception vector table and branches to that address.

**Types of Exception Handling and Their Priority:** Exception handling is performed for resets, interrupts, and trap instructions. Table 2.7 indicates the types of exception handling and their priority. Trap instruction exception handling is always accepted in the program execution state.

Exception handling and the stack structure depend on the interrupt control mode set in SYSCR.

**Table 2.7** Exception Handling Types and Priority

Priority	Type of Exception	<b>Detection Timing</b>	Start of Exception Handling
High	Reset	Synchronized with clock	Exception handling starts immediately after a low-to-high transition at the RES pin, or when the watchdog timer overflows.
Low	Interrupt	End of instruction execution or end of exception-handling sequence*1	When an interrupt is requested, exception handling starts at the end of the current instruction or current exception-handling sequence.
	Trap instruction	When TRAPA instruction is executed	Exception handling starts when a trap (TRAPA) instruction is executed.*2

Notes: 1. Interrupts are not detected at the end of the ANDC, ORC, XORC, and LDC instructions, or immediately after reset exception handling.

2. Trap instruction exception handling is always accepted in the program execution state.

Reset Exception Handling: After the  $\overline{RES}$  pin has gone low and the reset state has been entered, when  $\overline{RES}$  goes high again, reset exception handling starts. When reset exception handling starts the CPU fetches a start address (vector) from the exception vector table and starts program execution from that address. All interrupts, including NMI, are disabled during reset exception handling and after it ends.

**Interrupt Exception Handling and Trap Instruction Exception Handling:** When interrupt or trap-instruction exception handling begins, the CPU references the stack pointer (ER7) and pushes the program counter and other control registers onto the stack. Next, the CPU alters the settings of the interrupt mask bits in the control registers. Then the CPU fetches a start address (vector) from the exception vector table and program execution starts from that start address.



Figure 2.16 shows the stack after exception handling ends.




Figure 2.16 Stack Structure after Exception Handling (Examples)

# 2.8.4 Program Execution State

In this state the CPU executes program instructions in sequence.

### 2.8.5 Bus-Released State

This is a state in which the bus has been released in response to a bus request from a bus master other than the CPU. While the bus is released, all CPU internal operations are halted.

There is one other bus master in addition to the CPU: the data transfer controller (DTC).

For further details, refer to section 6, Bus Controller.

### 2.8.6 Power-Down State

The power-down state includes both modes in which the CPU stops operating and modes in which the CPU does not stop. There are five modes in which the CPU stops operating: sleep mode, software standby mode, hardware standby mode, subsleep mode, and watch mode. There are also three other power-down modes: medium-speed mode, module stop mode, and subactive mode. In medium-speed mode, the CPU and other bus masters operate on a medium-speed clock. Module

stop mode permits halting of the operation of individual modules, other than the CPU. Subactive mode, subsleep mode, and watch mode are power-down modes that use subclock input. For details, refer to section 24, Power-Down State.

**Sleep Mode:** A transition to sleep mode is made if the SLEEP instruction is executed while the software standby bit (SSBY) in the standby control register (SBYCR) and the LSON bit in the low-power control register (LPWRCR) are both cleared to 0. In sleep mode, CPU operations stop immediately after execution of the SLEEP instruction. The contents of CPU registers are retained.

**Software Standby Mode:** A transition to software standby mode is made if the SLEEP instruction is executed while the SSBY bit in SBYCR is set to 1 and the LSON bit in LPWRCR and the PSS bit in the WDT1 timer control/status register (TCSR) are both cleared to 0. In software standby mode, the CPU and clock halt and all MCU operations stop. As long as a specified voltage is supplied, the contents of CPU registers and on-chip RAM are retained. The I/O ports also remain in their existing states.

**Hardware Standby Mode:** A transition to hardware standby mode is made when the STBY pin goes low. In hardware standby mode, the CPU and clock halt and all MCU operations stop. The on-chip supporting modules are reset, but as long as a specified voltage is supplied, on-chip RAM contents are retained.

# 2.9 Basic Timing

### 2.9.1 Overview

The CPU is driven by a system clock, denoted by the symbol  $\phi$ . The period from one rising edge of  $\phi$  to the next is referred to as a "state." The memory cycle or bus cycle consists of one, two, or three states. Different methods are used to access on-chip memory, on-chip supporting modules, and the external address space.

# 2.9.2 On-Chip Memory (ROM, RAM)

On-chip memory is accessed in one state. The data bus is 16 bits wide, permitting both byte and word transfer instruction. Figure 2.17 shows the on-chip memory access cycle. Figure 2.18 shows the pin states.






Figure 2.17 On-Chip Memory Access Cycle




Figure 2.18 Pin States during On-Chip Memory Access

# 2.9.3 On-Chip Supporting Module Access Timing (Internal I/O Register 1 and 2)

The on-chip supporting modules (Internal I/O Register 1 and 2) are accessed in two states. The data bus is either 8 bits or 16 bits wide, depending on the particular internal I/O register being accessed. Figure 2.19 shows the access timing for the on-chip supporting modules (Internal I/O Register 1 and 2). Figure 2.20 shows the pin states.




Figure 2.19 On-Chip Supporting Module (Internal I/O Register 1 and 2)Access Cycle




Figure 2.20 Pin States during On-Chip Supporting Module (Internal I/O Register 1 and 2) Access

#### 2.9.4 On-Chip Supporting Module Access Timing (Internal I/O Register 3)

The on-chip supporting modules (internal I/O register 3) are accessed in three states. The data bus is 8 bits wide. Figure 2.21 shows the access timing fo the on-chip supporting modules (internal I/O register 3). Figure 2.22 shows the pin states.




Figure 2.21 On-Chip Supporting Module (Internal I/O Register 3) Access Cycle




Figure 2.22 Pin States during On-Chip Supporting Module (Internal I/O Register 3) Access

# 2.9.5 External Address Space Access Timing

The external address space is accessed with an 8-bit or 16-bit data bus width in a two-state or three-state bus cycle. In three-state access, wait states can be inserted. For further details, refer to section 6. Bus Controller.

# 2.10 Usage Note

### 2.10.1 TAS Instruction

Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction. The TAS instruction is not generated by the Renesas Technology H8S and H8/300 series C/C++ compilers. If the TAS instruction is used as a user-defined intrinsic function, ensure that only register ER0, ER1, ER4, or ER5 is used.

### 2.10.2 STM/LDM Instruction

ER7 is not used as the register that can be saved (STM)/restored (LDM) when using STM/LDM instruction, because ER7 is the stack pointer. Two, three, or four registers can be saved/restored by one STM/LDM instruction. The following ranges can be specified in the register list.

Two registers: ER0—ER1, ER2—ER3, or ER4—ER5

Three registers: ER0—ER2 or ER4—ER6

Four registers: ER0—ER3

The STM/LDM instruction including ER7 is not generated by the Renesas Technology H8S and H8/300 series C/C++compilers.

# Section 3 MCU Operating Modes

# 3.1 Overview

# 3.1.1 Operating Mode Selection

The H8S/2169 or H8S/2149 has three operating modes (modes 1 to 3). These modes enable selection of the CPU operating mode and enabling/disabling of on-chip ROM, by setting the mode pins (MD1 and MD0).

Table 3.1 lists the MCU operating modes.

Table 3.1 MCU Operating Mode Selection

MCU Operating Mode	MD1	MD0	CPU Operating Mode	Description	On-Chip ROM
0	0	0	_	_	_
1		1	Normal	Expanded mode with on-chip ROM disabled	Disabled
2	1	0	Advanced	Expanded mode with on-chip ROM enabled	Enabled
				Single-chip mode	
3	_	1	Normal	Expanded mode with on-chip ROM enabled	<del></del>
				Single-chip mode	

The CPU's architecture allows for 4 Gbytes of address space, but the H8S/2169 or H8S/2149 actually access a maximum of 16 Mbytes.

Mode 1 is an externally expanded mode that allows access to external memory and peripheral devices. With modes 2 and 3, operation begins in single-chip mode after reset release, but a transition can be made to external expansion mode by setting the EXPE bit in MDCR.

The H8S/2169 or H8S/2149 can only be used in modes 1 to 3. These means that the mode pins must select one of these modes. Do not changes the inputs at the mode pins during operation.

# 3.1.2 Register Configuration

The H8S/2169 or H8S/2149 has a mode control register (MDCR) that indicates the inputs at the mode pins (MD1 and MD0), a system control register (SYSCR) and bus control register (BCR) that control the operation of the MCU, and a serial/timer control register (STCR) that controls the operation of the supporting modules. Table 3.2 summarizes these registers.

Table 3.2 MCU Registers

Name	Abbreviation	R/W	Initial Value	Address*
Mode control register	MDCR	R/W	Undetermined	H'FFC5
System control register	SYSCR	R/W	H'09	H'FFC4
Bus control register	BCR	R/W	H'D7	H'FFC6
Serial/timer control register	STCR	R/W	H'00	H'FFC3

Note: \* Lower 16 bits of the address.

# 3.2 Register Descriptions

# 3.2.1 Mode Control Register (MDCR)

Bit	7	6	5	4	3	2	1	0
	EXPE	_	_	_	_	_	MDS1	MDS0
Initial value	*	0	0	0	0	0	*	*
Read/Write	R/W*	_	_	_	_	_	R	R

Note: \* Determined by pins MD1 and MD0.

MDCR is an 8-bit read-only register that indicates the operating mode setting and the current operating mode of the MCU.

The EXPE bit is initialized in coordination with the mode pin states by a reset and in hardware standby mode.

**Bit 7—Expanded Mode Enable (EXPE):** Sets expanded mode. In mode 1, this bit is fixed at 1 and cannot be modified. In modes 2 and 3, this bit has an initial value of 0, and can be read and written.

#### Bit 7

EXPE	Description
0	Single chip mode is selected
1	Expanded mode is selected

Bits 6 to 2—Reserved: These bits cannot be modified and are always read as 0.

**Bits 1 and 0—Mode Select 1 and 0 (MDS1, MDS0):** These bits indicate the input levels at pins MD1 and MD0 (the current operating mode). Bits MDS1 and MDS0 correspond to MD1 and MD0. MDS1 and MDS0 are read-only bits—they cannot be written to. The mode pin (MD1 and MD0) input levels are latched into these bits when MDCR is read.

# 3.2.2 System Control Register (SYSCR)

Bit	7	6	5	4	3	2	1	0
	CS2E	IOSE	INTM1	INTM0	XRST	NMIEG	HIE	RAME
Initial value	0	0	0	0	1	0	0	1
Read/Write	R/W	R/W	R	R/W	R	R/W	R/W	R/W

SYSCR is an 8-bit readable/writable register that performs selection of system pin functions, reset source monitoring, interrupt control mode selection, NMI detected edge selection, supporting module pin location selection, supporting module register access control, and RAM address space control.

Only bits 7, 6, 3, 1, and 0 are described here. For a detailed description of these bits, refer also to the description of the relevant modules (host interface, bus controller, watchdog timer, RAM, etc.). For information on bits 5, 4, and 2, see section 5.2.1, System Control Register (SYSCR).

SYSCR is initialized to H'09 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 7—Chip Select 2 Enable (CS2E): Specifies the location of the host interface control pin  $(\overline{CS2})$ . For details, see section 18A, Host Interface X-Bus Interface (XBS).

Bit 6—IOS Enable (IOSE): Controls the function of the AS/IOS pin in expanded mode.

#### Bit 6

IOSE	Description	
0	The AS/IOS pin functions as the address strobe pin (Low output when accessing an external area)	(Initial value)
1	The AS/IOS pin functions as the I/O strobe pin (Low output when accessing a specified address from H'(FF)F000 to H'	(FF)F7FF)

**Bit 3—External Reset (XRST):** Indicates the reset source. When the watchdog timer is used, a reset can be generated by watchdog timer overflow as well as by external reset input. XRST is a read-only bit. It is set to 1 by an external reset and cleared to 0 by watchdog timer overflow.

Bit 3

XRST	Description	
0	A reset is generated by watchdog timer overflow	
1	A reset is generated by an external reset	(Initial value)

**Bit 1—Host Interface Enable (HIE):** This bit controls CPU access to the host interface (HIF:XBS) data registers and control registers (HICR, IDR1, ODR1, STR1, IDR2, ODR2, and STR2), the keyboard controller and MOS input pull-up control registers (KMIMR, KMPCR, and KMIMRA), the 8-bit timer (channel X and Y) data registers and control registers (TCRX/TCRY, TCSRX/TCSRY, TICRR/TCORAY, TICRF/TCORBY, TCNTX/TCNTY, TCORC/TISR, TCORAX, and TCORBX), and the timer connection control registers (TCONRI, TCONRO, TCONRS, and SEDGR).

Bit 1

HIE	Description	
0	In areas H'(FF)FFF0 to H'(FF)FFF7 and H'(FF)FFFC to H'(FF)FFFF, CPU access to 8-bit timer (channel X and Y) data registers and control registers, and timer connection control registers, is permitted	(Initial value)
1	In areas H'(FF)FFF0 to H'(FF)FFF7 and H'(FF)FFFC to H'(FF)FFFF, CPU access to host interface data registers and control registers, and keyboard controller and MOS input pull-up control registers, is permitted	

**Bit 0—RAM Enable (RAME):** Enables or disables the on-chip RAM. The RAME bit is initialized when the reset state is released. It is not initialized in software standby mode.

## Bit 0

RAME	Description	
0	On-chip RAM is disabled	
1	On-chip RAM is enabled	(Initial value)

# 3.2.3 Bus Control Register (BCR)

Bit	7	6	5	4	3	2	1	0
	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	_	IOS1	IOS0
Initial value	1	1	0	1	0	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

BCR is an 8-bit readable/writable register that specifies the external memory space access mode, and the I/O area range when the  $\overline{AS}$  pin is designated for use as the I/O strobe. For details on bits 7 to 2, see section 6.2.1, Bus Control Register (BCR).

BCR is initialized to H'D7 by a reset and in hardware standby mode.

Bits 1 and 0—IOS Select 1 and 0 (IOS1, IOS0): These bits specify the addresses for which the  $\overline{AS/IOS}$  pin output goes low when IOSE = 1.

		ы	υN
4			D

Bit 1	Bit 0		
IOS1	IOS0	Description	
0	0	The AS/IOS pin output goes low in accesses to addresses H'(FF)F000 to H'(FF)F03F	
	1	The AS/IOS pin output goes low in accesses to addresses H'(FF)F000 to H'(FF)F0FF	
1	0	The AS/IOS pin output goes low in accesses to addresses H'(FF)F000 to H'(FF)F3FF	
	1	The AS/IOS pin output goes low in accesses to addresses H'(FF)F000 to H'(FF)F7FF	(Initial value)

## 3.2.4 Serial Timer Control Register (STCR)

Bit	7	6	5	4	3	2	1	0
	IICS	IICX1	IICX0	IICE	FLSHE	_	ICKS1	ICKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

STCR is an 8-bit readable/writable register that controls register access, the IIC operating mode (when the on-chip IIC option is included), an on-chip flash memory control, and also selects the TCNT input clock. For details of functions other than register access control, see the descriptions of the relevant modules. If a module controlled by STCR is not used, do not write 1 to the corresponding bit.

STCR is initialized to H'00 by a reset and in hardware standby mode.

**Bits 7 to 5—I**<sup>2</sup>C **Control** (**IICS, IICX1, IICX0**): These bits control the operation of the I<sup>2</sup>C bus interface and others when the on-chip IIC option is included. For details, see section 16, I<sup>2</sup>C Bus Interface.

**Bit 4—I**<sup>2</sup>C Master Enable (IICE): Controls CPU access to the I<sup>2</sup>C bus interface data registers and control registers (ICCR, ICSR, ICDR/SARX, and ICMR/SAR), the PWMX data registers and control registers (DADRAH/DACR, DADRAL, DADRBH/DACNTH, and DADRBL/DACNTL), and the SCI control registers (SMR, BRR, and SCMR).

Bit 4

IICE	Description	
0	Addresses H'(FF)FF88 and H'(FF)FF89, and H'(FF)FF8E and H'(FF)FF8F, are used for SCI1 control register access	(Initial value)
	Addresses H'(FF)FFA0 and H'(FF)FFA1, and H'(FF)FFA6 and H'(FF)FFA7, are used for SCI2 control register access	
	Addresses H'(FF)FFD8 and H'(FF)FFD9, and H'(FF)FFDE and H'(FF)FFDF, are used for SCI0 control register access	
1	Addresses H'(FF)FF88 and H'(FF)FF89, and H'(FF)FF8E and H'(FF)FF8F, are used for IIC1 data register and control register access	
	Addresses H'(FF)FFA0 and H'(FF)FFA1, and H'(FF)FFA6 and H'(FF)FFA7, are used for PWMX data register and control register access	
	Addresses H'(FF)FFD8 and H'(FF)FFD9, and H'(FF)FFDE and H'(FF)FFDF, are used for IIC0 data register and control register access	

**Bit 3—Flash Memory Control Register Enable (FLSHE):** Controls CPU access to the flash memory control registers (FLMCR1, FLMCR2, EBR1, and EBR2), the power-down mode control registers (SBYCR, LPWRCR, MSTPCRH, and MSTPCRL), and the supporting module control register (PCSR and SYSCR2).

## Bit 3

FLSHE	Description
0	Addresses H'(FF)FF80 to H'(FF)FF87 are used for power-down mode control register and supporting module control register access
1	Addresses H'(FF)FF80 to H'(FF)FF87 are used for flash memory control register access

Bit 2—Reserved: Do not write 1 to this bit.

**Bits 1 and 0—Internal Clock Select 1 and 0 (ICKS1, ICKS0):** These bits, together with bits CKS2 to CKS0 in TCR, select the clock to be input to TCNT. For details, see section 12, 8-Bit Timers.

# 3.3 Operating Mode Descriptions

#### 3.3.1 Mode 1

The CPU can access a 64-kbyte address space in normal mode. The on-chip ROM is disabled.

Ports 1 and 2 function as an address bus, port 3 functions as a data bus, and part of port 9 carries bus control signals. Clearing the ABW bit to 0 in the WSCR register makes port B a data bus.

#### 3.3.2 Mode 2

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is enabled. After a reset, single-chip mode is set, and the EXPE bit in MDCR must be set to 1 in order to use external addresses.

When the EXPE bit in MDCR is set to 1, ports 1, 2 and A function as input ports after a reset. They can be set to output addresses by setting the corresponding bits in the data direction register (DDR) to 1. Port 3 functions as a data bus, and part of port 9 carries bus control signals. Clearing the ABW bit to 0 in the WSCR register makes port B a data bus.

#### 3.3.3 Mode 3

The CPU can access a 64-kbyte address space in normal mode. The on-chip ROM is enabled. After a reset, single-chip mode is set, and the EXPE bit in MDCR must be set to 1 in order to use external addresses.

When the EXPE bit in MDCR is set to 1, ports 1 and 2 function as input ports after a reset. They can be set to output addresses by setting the corresponding bits in the data direction register (DDR) to 1. Port 3 functions as a data bus, and part of port 9 carries bus control signals. Clearing the ABW bit to 0 in the WSCR register makes port B a data bus.

In this operating mode, the available amount of on-chip ROM in products with 64 kbytes or more of ROM is limited to 56 kbytes.



# 3.4 Pin Functions in Each Operating Mode

The pin functions of ports 1 to 3, 9, A, and B vary depending on the operating mode. Table 3.3 shows their functions in each operating mode.

Table 3.3 Pin Functions in Each Mode

Port		Mode 1	Mode 2	Mode 3	
Port 1		А	P*/A	P*/A	
Port 2		А	P*/A	P*/A	
Port A		Р	P*/A	Р	
Port 3		D	P*/D	P*/D	
Port B		P*/D	P*/D	P*/D	
Port 9	P97	P*/C	P*/C	P*/C	
	P96	C */P	P*/C	P*/C	
	P95 to P93	С	P*/C	P*/C	
	P92 and P91	Р	Р	Р	
	P90	P*/C	P*/C	P*/C	
Ports C to G		Р	Р	Р	

Legend:

P: I/O port

A: Address bus output

D: Data bus I/O

C: Control signals, clock I/O

\*: After reset

# 3.5 Memory Map in Each Operating Mode

Figure 3.1 shows memory maps for each of the operating modes.

The address space is 64 kbytes in modes 1 and 3 (normal modes), and 16 Mbytes in mode 2 (advanced mode).

The on-chip ROM capacity is 64 kbytes, but only 56 kbytes are available in mode 3 (normal mode).

Do not access reserved area.

For details, see section 6, Bus Controller.




Figure 3.1 H8S/2169 or H8S/2149 Memory Map in Each Operating Mode




Figure 3.1 H8S/2169 or H8S/2149 Memory Map in Each Operating Mode (cont)

# Section 4 Exception Handling

# 4.1 Overview

# 4.1.1 Exception Handling Types and Priority

As table 4.1 indicates, exception handling may be caused by a reset, trap instruction, or interrupt. Exception handling is prioritized as shown in table 4.1. If two or more exceptions occur simultaneously, they are accepted and processed in order of priority. Trap instruction exceptions are accepted at all times in the program execution state.

Exception handling sources, the stack structure, and the operation of the CPU vary depending on the interrupt control mode set by the INTM0 and INTM1 bits in SYSCR.

**Table 4.1** Exception Types and Priority

Priority	Exception Type	Start of Exception Handling			
High	Reset	Starts immediately after a low-to-high transition at the RES pin, or when the watchdog timer overflows.			
	Trace*1	Starts when execution of the current instruction or exception handling ends, if the trace (T) bit is set to 1.			
	Interrupt	Starts when execution of the current instruction or exception handling ends, if an interrupt request has been issued.*2			
	Direct transition	Started by a direct transition resulting from execution of a SLEEP instruction.			
Low Trap instruction (TRAPA)*3		Started by execution of a trap instruction (TRAPA).			

Notes: 1. Traces are enabled only in interrupt control modes 2 and 3. (They cannot be used in the H8S/2169 or H8S/2149.) Trace exception handling is not executed after execution of an RTE instruction.

- 2. Interrupt detection is not performed on completion of ANDC, ORC, XORC, or LDC instruction execution, or on completion of reset exception handling.
- 3. Trap instruction exception handling requests are accepted at all times in the program execution state.

## **4.1.2** Exception Handling Operation

Exceptions originate from various sources. Trap instructions and interrupts are handled as follows:

- 1. The program counter (PC) and condition-code register (CCR) are pushed onto the stack.
- 2. The interrupt mask bits are updated. The T bit is cleared to 0.
- 3. A vector address corresponding to the exception source is generated, and program execution starts from that address.

For a reset exception, steps 2 and 3 above are carried out.

# **4.1.3** Exception Sources and Vector Table

The exception sources are classified as shown in figure 4.1. Different vector addresses are assigned to different exception sources.

Table 4.2 lists the exception sources and their vector addresses.




Figure 4.1 Exception Sources

**Table 4.2** Exception Vector Table

# Vector Address\*1

Exception Source		<b>Vector Number</b>	Normal Mode	Advanced Mode
Reset		0	H'0000 to H'0001	H'0000 to H'0003
Reserved for system	n use	1	H'0002 to H'0003	H'0004 to H'0007
		2	H'0004 to H'0005	H'0008 to H'000B
		3	H'0006 to H'0007	H'000C to H'000F
		4	H'0008 to H'0009	H'0010 to H'0013
		5	H'000A to H'000B	H'0014 to H'0017
Direct transition		6	H'000C to H'000D	H'0018 to H'001B
External interrupt	NMI	7	H'000E to H'000F	H'001C to H'001F
Trap instruction (4 s	sources)	8	H'0010 to H'0011	H'0020 to H'0023
		9	H'0012 to H'0013	H'0024 to H'0027
		10	H'0014 to H'0015	H'0028 to H'002B
		11	H'0016 to H'0017	H'002C to H'002F
Reserved for system	n use	12	H'0018 to H'0019	H'0030 to H'0033
		13	H'001A to H'001B	H'0034 to H'0037
		14	H'001C to H'001D	H'0038 to H'003B
		15	H'001E to H'001F	H'003C to H'003F
External interrupt	IRQ0	16	H'0020 to H'0021	H'0040 to H'0043
	IRQ1	17	H'0022 to H'0023	H'0044 to H'0047
	IRQ2	18	H'0024 to H'0025	H'0048 to H'004B
	IRQ3	19	H'0026 to H'0027	H'004C to H'004F
	IRQ4	20	H'0028 to H'0029	H'0050 to H'0053
	IRQ5	21	H'002A to H'002B	H'0054 to H'0057
	IRQ6		H'002C to H'002D	H'0058 to H'005B
	IRQ7	23	H'002E to H'002F	H'005C to H'005F
Internal interrupt*2		24	H'0030 to H'0031	H'0060 to H'0063
		107	H'00CE to H'00DF	H'019C to H'01BF

Notes: 1. Lower 16 bits of the address.

2. For details on internal interrupt vectors, see section 5.3.3, Interrupt Exception Vector Table.

# 4.2 Reset

#### 4.2.1 Overview

A reset has the highest exception priority.

When the RES pin goes low, all processing halts and the MCU enters the reset state. A reset initializes the internal state of the CPU and the registers of on-chip supporting modules. Immediately after a reset, interrupt control mode 0 is set.

Reset exception handling begins when the  $\overline{RES}$  pin changes from low to high.

The MCU can also be reset by overflow of the watchdog timer. For details, see section 14, Watchdog Timer (WDT).

# 4.2.2 Reset Sequence

The MCU enters the reset state when the  $\overline{RES}$  pin goes low.

To ensure that the chip is reset, hold the  $\overline{RES}$  pin low for at least 20 ms when powering on. To reset the chip during operation, hold the  $\overline{RES}$  pin low for at least 20 states. For pin states in a reset, see appendix D.1, Pin States in Each Processing State.

When the  $\overline{RES}$  pin goes high after being held low for the necessary time, the chip starts reset exception handling as follows:

- [1] The internal state of the CPU and the registers of the on-chip supporting modules are initialized, and the I bit is set to 1 in CCR.
- [2] The reset exception vector address is read and transferred to the PC, and program execution starts from the address indicated by the PC.

Figures 4.2 and 4.3 show examples of the reset sequence.






Figure 4.2 Reset Sequence (Mode 3)




Figure 4.3 Reset Sequence (Mode 1)

# 4.2.3 Interrupts after Reset

If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, the PC and CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests, including NMI, are disabled immediately after a reset. Since the first instruction of a program is always executed immediately after the reset state ends, make sure that this instruction initializes the stack pointer (example: MOV.L #xx:32, SP).

# 4.3 Interrupts

Interrupt exception handling can be requested by nine external sources (NMI and IRQ7 to IRQ0) from 31 input pins (NMI,  $\overline{IRQ7}$  to  $\overline{IRQ0}$ , and  $\overline{KIN15}$  to  $\overline{KIN0}$ ,  $\overline{WUE7}$  to  $\overline{WUE0}$ ), and internal sources in the on-chip supporting modules. Figure 4.4 shows the interrupt sources and the number of interrupts of each type.

The on-chip supporting modules that can request interrupts include the watchdog timer (WDT), 16-bit free-running timer (FRT), 8-bit timer (TMR), serial communication interface (SCI), data transfer controller (DTC), A/D converter (ADC), host interface (HIF:XBS, LPC), keyboard buffer controller (PS2), and I<sup>2</sup>C bus interface. Each interrupt source has a separate vector address.

NMI is the highest-priority interrupt. Interrupts are controlled by the interrupt controller. The interrupt controller has two interrupt control modes and can assign interrupts other than NMI and address break to either three priority/mask levels to enable multiplexed interrupt control.

For details on interrupts, see section 5, Interrupt Controller.




Figure 4.4 Interrupt Sources and Number of Interrupts

#### 4.4 **Trap Instruction**

Trap instruction exception handling starts when a TRAPA instruction is executed. Trap instruction exception handling can be executed at all times in the program execution state.

The TRAPA instruction fetches a start address from a vector table entry corresponding to a vector number from 0 to 3, as specified in the instruction code.

Table 4.3 shows the status of CCR and EXR after execution of trap instruction exception handling.

**Table 4.3** Status of CCR and EXR after Trap Instruction Exception Handling

	CCR		EXR		
Interrupt Control Mode	I	UI	12 to 10	T	
0	1	_	_	_	
1	1	1	_	_	

Legend:

1: Set to 1

0: Cleared to 0

—: Retains value prior to execution.



# 4.5 Stack Status after Exception Handling

Figure 4.5 shows the stack after completion of trap instruction exception handling and interrupt exception handling.




Figure 4.5 (1) Stack Status after Exception Handling (Normal Mode)




Figure 4.5 (2) Stack Status after Exception Handling (Advanced Mode)

#### Notes on Use of the Stack 4.6

When accessing word data or longword data, the chip assumes that the lowest address bit is 0. The stack should always be accessed by word transfer instruction or longword transfer instruction, and the value of the stack pointer (SP: ER7) should always be kept even. Use the following instructions to save registers:

PUSH.W Rn (or MOV.W Rn, @-SP) PUSH.L ERn (or MOV.L ERn, @-SP)

Use the following instructions to restore registers:

POP.W Rn (or MOV.W @SP+, Rn) POP.L ERn (or MOV.L @SP+, ERn)

Setting SP to an odd value may lead to a malfunction. Figure 4.6 shows an example of what happens when the SP value is odd.




Figure 4.6 Operation when SP Value is Odd

RENESAS

# Section 5 Interrupt Controller

# 5.1 Overview

#### 5.1.1 Features

The MCU control interrupts by means of an interrupt controller. The interrupt controller has the following features:

- Two interrupt control modes
  - Either of two interrupt control modes can be set by means of the INTM1 and INTM0 bits in the system control register (SYSCR).
- Priorities settable with ICR
  - An interrupt control register (ICR) is provided for setting interrupt priorities. Three priority levels can be set for each module for all interrupts except NMI and address break.
- Independent vector addresses
  - All interrupt sources are assigned independent vector addresses, making it unnecessary for the source to be identified in the interrupt handling routine.
- Thirty-one external interrupt pins (nine external sources)
  - NMI is the highest-priority interrupt, and is accepted at all times. A rising or falling edge at the NMI pin can be selected for the NMI interrupt.
  - Falling edge, rising edge, or both edge detection, or level sensing, at pins IRQ7 to IRQ0 can be selected for interrupts IRQ7 to IRQ0.
  - The IRQ6 interrupt is shared by the interrupt from the IRQ6 pin and eight external interrupt inputs (KIN7 to KIN0), and the IRQ7 interrupt is shared by the interrupt from the IRQ7 pin and sixteen external interrupt inputs (KIN15 to KIN8 and WUE7 to WUE0). KIN15 to KIN0 and WUE7 to WUE0 can be masked individually by the user program.
- DTC control
  - DTC activation is controlled by means of interrupts.

# 5.1.2 Block Diagram

A block diagram of the interrupt controller is shown in Figure 5.1.




Figure 5.1 Block Diagram of Interrupt Controller

# **5.1.3** Pin Configuration

Table 5.1 summarizes the pins of the interrupt controller.

**Table 5.1** Interrupt Controller Pins

Name	Symbol	I/O	Function
Nonmaskable interrupt	NMI	Input	Nonmaskable external interrupt; rising or falling edge can be selected
External interrupt requests 7 to 0	IRQ7 to IRQ0	Input	Maskable external interrupts; rising, falling, or both edges, or level sensing, can be selected.
Key input interrupt requests 15 to 0	KIN15 to KIN0	Input	Maskable external interrupts: falling edge or level sensing can be selected.
Wakeup event interrupt requests 7 to 0	WUE7 to WUE0	Input	Maskable external interrupts: falling edge or level sensing can be selected.

# 5.1.4 Register Configuration

Table 5.2 summarizes the registers of the interrupt controller.

**Table 5.2** Interrupt Controller Registers

Abbreviation	R/W	Initial Value	Address*1
SYSCR	R/W	H'09	H'FFC4
ISCRH	R/W	H'00	H'FEEC
ISCRL	R/W	H'00	H'FEED
IER	R/W	H'00	H'FFC2
ISR	R/(W)*2	H'00	H'FEEB
KMIMR	R/W	H'BF	H'FFF1*3
KMIMRA	R/W	H'FF	H'FFF3*3
WUEMRB	R/W	H'FF	H'FE44*4
ICRA	R/W	H'00	H'FEE8
ICRB	R/W	H'00	H'FEE9
ICRC	R/W	H'00	H'FEEA
ABRKCR	R/W	H'00	H'FEF4
BARA	R/W	H'00	H'FEF5
BARB	R/W	H'00	H'FEF6
BARC	R/W	H'00	H'FEF7
	SYSCR ISCRH ISCRL IER ISR KMIMR KMIMRA WUEMRB ICRA ICRB ICRC ABRKCR BARA BARB	SYSCR R/W ISCRH R/W ISCRL R/W IER R/W ISR R/(W)*2 KMIMR R/W  KMIMRA R/W  WUEMRB R/W ICRA R/W ICRB R/W ICRC R/W ABRKCR R/W BARA R/W BARB R/W	SYSCR         R/W         H'09           ISCRH         R/W         H'00           ISCRL         R/W         H'00           IER         R/W         H'00           ISR         R/(W)*2         H'00           KMIMR         R/W         H'BF           KMIMRA         R/W         H'FF           WUEMRB         R/W         H'00           ICRA         R/W         H'00           ICRB         R/W         H'00           ABRKCR         R/W         H'00           BARA         R/W         H'00           BARB         R/W         H'00

Notes: 1. Lower 16 bits of the address.

- 2. Only 0 can be written, for flag clearing.
- 3. When setting KMIMR and KMIMRA, the HIE bit in SYSCR must be set to 1 and the MSTP2 bit in MSTPCRL must be cleared to 0.
- 4. When setting WUEMRB, the MSTP0 bit in MSTPCRL must be cleared to 0.



# **5.2** Register Descriptions

# 5.2.1 System Control Register (SYSCR)

Bit	7	6	5	4	3	2	1	0
	CS2E	IOSE	INTM1	INTM0	XRST	NMIEG	HIE	RAME
Initial value	0	0	0	0	1	0	0	1
Read/Write	R/W	R/W	R	R/W	R	R/W	R/W	R/W

SYSCR is an 8-bit readable/writable register that selects the interrupt control mode, and the detected edge for NMI, among other functions.

Only bits 5, 4, and 2 are described here; for details on the other bits, see section 3.2.2, System Control Register (SYSCR).

SYSCR is initialized to H'09 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 5 and 4—Interrupt Control Mode 1 and 0 (INTM1, INTM0): These bits select one of four interrupt control modes for the interrupt controller. The INTM1 bit must not be set to 1.

Bit 5	Bit 4	Interrupt	
INTM1	INTM0	Control Mode	Description
0	0	0	Interrupts are controlled by I bit (Initial value)
	1	1	Interrupts are controlled by I and UI bits and ICR
1	0	2	Cannot be used in the chip
	1	3	Cannot be used in the chip

Bit 2—NMI Edge Select (NMIEG): Selects the input edge for the NMI pin.

## Bit 2

NMIEG	Description	
0	Interrupt request generated at falling edge of NMI input	(Initial value)
1	Interrupt request generated at rising edge of NMI input	

# 5.2.2 Interrupt Control Registers A to C (ICRA to ICRC)

Bit	7	6	5	4	3	2	1	0
	ICR7	ICR6	ICR5	ICR4	ICR3	ICR2	ICR1	ICR0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

The ICR registers are three 8-bit readable/writable registers that set the interrupt control level for interrupts other than NMI and address break.

The correspondence between ICR settings and interrupt sources is shown in table 5.3.

The ICR registers are initialized to H'00 by a reset and in hardware standby mode.

Bit n—Interrupt Control Level (ICRn): Sets the control level for the corresponding interrupt source.

Bit n

ICRn	Description	
0	Corresponding interrupt source is control level 0 (non-priority)	(Initial value)
1	Corresponding interrupt source is control level 1 (priority)	
		(n = 7  to  0)

Table 5.3 Correspondence between Interrupt Sources and ICR Settings

	Bits							
Register	7	6	5	4	3	2	1	0
ICRA	IRQ0	IRQ1	IRQ2	IRQ4	IRQ6	DTC	U	Watchdog
			IRQ3	IRQ5	IRQ7		timer 0	timer 1
ICRB	A/D converter	Free- running timer	_	_	8-bit timer channel 0	8-bit timer channel 1	8-bit timer channels X, Y	HIF:XBS Keyboard buffer controller
ICRC	SCI channel 0	SCI channel 1	SCI channel 2	IIC channel 0	IIC channel 1	_	HIF:LPC	_

## 5.2.3 IRO Enable Register (IER)

Bit	7	6	5	4	3	2	1	0
	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

IER is an 8-bit readable/writable register that controls enabling and disabling of interrupt requests IRQ7 to IRQ0.

IER is initialized to H'00 by a reset and in hardware standby mode.

**Bits 7 to 0—IRQ7 to IRQ0 Enable (IRQ7E to IRQ0E):** These bits select whether IRQ7 to IRQ0 are enabled or disabled.

Bit n

IRQnE	Description	
0	IRQn interrupt disabled	(Initial value)
1	IRQn interrupt enabled	
		(n = 7 to 0)

# 5.2.4 IRQ Sense Control Registers H and L (ISCRH, ISCRL)

## ISCRH

Bit	15	14	13	12	11	10	9	8
	IRQ7SCB	IRQ7SCA	IRQ6SCB	IRQ6SCA	IRQ5SCB	IRQ5SCA	IRQ4SCB	IRQ4SCA
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

## ISCRL

Bit	7	6	5	4	3	2	1	0
	IRQ3SCB	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCB	IRQ1SCA	IRQ0SCB	IRQ0SCA
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

ISCRH and ISCRL are 8-bit readable/writable registers that select rising edge, falling edge, or both edge detection, or level sensing, for the input at pins  $\overline{IRQ7}$  to  $\overline{IRQ0}$ .

Each of the ISCR registers is initialized to H'00 by a reset and in hardware standby mode.

ISCRH Bits 7 to 0, ISCRL Bits 7 to 0: IRQ7 Sense Control A and B (IRQ7SCA, IRQ7SCB) to IRQ0 Sense Control A and B (IRQ0SCA, IRQ0SCB)

ISCRH Bits 7 to 0 ISCRL Bits 7 to 0

IRQ7SCB to IRQ0SCB	IRQ7SCA to IRQ0SCA	
0	0	Interrupt request generated at $\overline{IRQ7}$ to $\overline{IRQ0}$ input low level (Initial value)
	1	Interrupt request generated at falling edge of IRQ7 to IRQ0 input
1	0	Interrupt request generated at rising edge of IRQ7 to IRQ0 input
	1	Interrupt request generated at both falling and rising edges of IRQ7 to IRQ0 input

#### IRQ Status Register (ISR) 5.2.5

Bit	7	6	5	4	3	2	1	0
	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*							

Note: \* Only 0 can be written, to clear the flag.

ISR is an 8-bit readable/writable register that indicates the status of IRQ7 to IRQ0 interrupt requests.

ISR is initialized to H'00 by a reset and in hardware standby mode.



**Bits 7 to 0—IRQ7 to IRQ0 Flags (IRQ7F to IRQ0F):** These bits indicate the status of IRQ7 to IRQ0 interrupt requests.

#### Bit n

# IRQnF Description

0 [Clearing conditions]

(Initial value)

- Cleared by reading IRQnF when set to 1, then writing 0 in IRQnF
- When interrupt exception handling is executed while low-level detection is set (IRQnSCB = IRQnSCA = 0) and IRQn input is high\*
- When IRQn interrupt exception handling is executed while falling, rising, or both-edge detection is set (IRQnSCB = 1 or IRQnSCA = 1)\*
- 1 [Setting conditions]
  - When IRQn input goes low when low-level detection is set (IRQnSCB = IRQnSCA = 0)
  - When a falling edge occurs in IRQn input while falling edge detection is set (IRQnSCB = 0, IRQnSCA = 1)
  - When a rising edge occurs in IRQn input while rising edge detection is set (IRQnSCB = 1, IRQnSCA = 0)
  - When a falling or rising edge occurs in IRQn input while both-edge detection is set (IRQnSCB = IRQnSCA = 1)

(n = 7 to 0)

## Note:

- When a product, in which a DTC is incorporated, is used in the following settings, the corresponding flag bit is not automatically cleared even when exception handing, which is a clear condition, is executed and the bit is held at 1.
  - (1) When DTCEA3 is set to 1(ADI is set to an interrupt source), of IRQ4F flag is not automatically cleared.
  - (2) When DTCEA2 is set to 1(ICIA is set to an interrupt source), clearing of IRQ5F flag is not automatically cleared.
  - (3) When DTCEA1 is set to 1(ICIB is set to an interrupt source), clearing of IRQ6F flag is not automatically cleared.
  - (4) When DTCEA0 is set to 1(OCIA is set to an interrupt source), clearing of IRQ7F flag is not automatically cleared.

When activation interrupt sources of DTC and IRQ interrupts are used with the above combinations, clear the interrupt flag by software in the interrupt handling routine of the corresponding IRQ.

# 5.2.6 Keyboard Matrix Interrupt Mask Register (KMIMR)

Bit	7	6	5	4	3	2	1	0
	KMIMR7	KMIMR6	KMIMR5	KMIMR4	KMIMR3	KMIMR2	KMIMR1	KMIMR0
Initial value	1	0	1	1	1	1	1	1
Read/Write	R/W							

KMIMR is an 8-bit readable/writable register that performs mask control for the keyboard matrix interrupt inputs (pins  $\overline{\text{KIN}7}$  to  $\overline{\text{KIN}0}$ ) and pin  $\overline{\text{IRQ}6}$ . To enable key-sense input interrupts from multiple pin inputs in keyboard matrix scanning/sensing, clear the corresponding mask bits to 0.

KMIMR is initialized to H'BF by a reset or in hardware standby mode and only  $\overline{IRQ6}$  ( $\overline{KIN6}$ ) input is enabled.

Bits 7 to 0—Keyboard Matrix Interrupt Mask (KMIMR7 to KMIMR0): These bits control key-sense input interrupt requests (KIN7 to KIN0).

Bits 7 to 0

KMIMR7 t	<del></del> o	
KMIMR0	Description	
0	Key-sense input interrupt requests enabled	
1	Key-sense input interrupt requests disabled	(Initial value)*
		1000

Note: \* However, the initial value of KMIMR6 is 0, as KMIMR6 bit masks the IRQ6 interrupt request and enables key-sense input.

# 5.2.7 Keyboard Matrix Interrupt Mask Register A (KMIMRA) Wakeup Event Interrupt Mask Registr B (WUEMRB)

Bit	7	6	5	4	3	2	1	0
	KMIMR15	KMIMR14	KMIMR13	KMIMR12	KMIMR11	KMIMR10	KMIMR9	KMIMR8
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
	WUEMR7	WUEMR6	WUEMR5	WUEMR4	WUEMR3	WUEMR2	WUEMR1	WUEMR0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Rev. 3.00 Jan 18, 2006 page 110 of 1044

REJ09B0280-0300



KMIMRA is an 8-bit readable/writable register that performs mask control for the keyboard matrix interrupt inputs (pins  $\overline{\text{KIN15}}$  to  $\overline{\text{KIN8}}$ ). To enable key-sense input interrupts from multiple pin inputs in keyboard matrix scanning/sensing, clear the corresponding mask bits to 0.

KMIMRA is initialized to H'FF by a reset and in hardware standby mode.

Bits 7 to 0—Keyboard Matrix Interrupt Mask (KMIMR15 to KMIMR8): These bits control key-sense input interrupt requests (KIN15 to KIN8).

Bits 7 to 0		
KMIMR15 to KMIMR8	Description	
0	Key-sense input interrupt requests enabled	
1	Key-sense input interrupt requests disabled	(Initial val

WUEMRB is an 8-bit readable/writable register that performs mask control for the wakeup event interrupt inputs (pins  $\overline{WUE7}$  to  $\overline{WUE0}$ ). A wakeup event interrupt is enabled by clearing the corresponding mask bit to 0.

WUEMRB is initialized to H'FF by a reset and in hardware standby mode.

Bits 7 to 0—Wakeup Event Interrupt Mask (WUEMR7 to WUEMR0): These bits control wakeup event interrupt requests (WUE7 to WUE0).

- Description	
<u> </u>	
Wakeup event interrupt requests disabled	(Initial value)
	Description  Wakeup event interrupt requests enabled  Wakeup event interrupt requests disabled

Figure 5.2 shows the relationship between interrupts IRQ7 and IRQ6, interrupts KIN15 to KIN0, interrupts WUE7 to WUE0, and registers KMIMR, KMIMRA, and WUEMRB.




Figure 5.2 Relationship between Interrupts IRQ7 and IRQ6, Interrupts KIN15 to KIN0, Interrupts WUE7 to WUE0, and Registers KMIMR, KMIMRA, and WUEMRB

If any of bits KMIMR15 to KMIMR8 or WUEMRB7 to WUEMRB0 is cleared to 0, interrupt input from the  $\overline{IRQ7}$  pin will be ignored. When pins  $\overline{KIN7}$  to  $\overline{KIN0}$ ,  $\overline{KIN15}$  to  $\overline{KIN8}$ , or  $\overline{WUE7}$  to  $\overline{WUE0}$  are used as key-sense interrupt input pins or wakeup event interrupt input pins, either low-level sensing or falling-edge sensing must be designated as the interrupt sense condition for the corresponding interrupt source (IRQ6 or IRQ7).

## 5.2.8 Address Break Control Register (ABRKCR)

Bit	7	6	5	4	3	2	1	0
	CMF	_	_	_	_	_	_	BIE
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	_		_	_	_	_	R/W

ABRKCR is an 8-bit readable/writable register that performs address break control.

ABRKCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 7—Condition Match Flag (CMF): This is the address break source flag, used to indicate that the address set by BAR has been prefetched. When the CMF flag and BIE flag are both set to 1, an address break is requested.

### Bit 7

CMF	Description	
0	[Clearing condition] When address break interrupt exception handling is executed	(Initial value)
1	[Setting condition] When address set by BARA to BARC is prefetched while BIE = 1	

Bits 6 to 1—Reserved: These bits cannot be modified and are always read as 0.

 $\textbf{Bit 0---Break Interrupt Enable (BIE):} \ \textbf{Selects address break enabling or disabling}.$ 

#### Bit 0

BIE	Description	
0	Address break disabled	(Initial value)
1	Address break enabled	

## 5.2.9 Break Address Registers A to C (BARA to BARC)

Bit	7	6	5	4	3	2	1	0
BARA	A23	A22	A21	A20	A19	A18	A17	A16
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							
Bit	7	6	5	4	3	2	1	0
BARB	A15	A14	A13	A12	A11	A10	A9	A8
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							
Bit	7	6	5	4	3	2	1	0
BARC	A7	A6	A5	A4	А3	A2	A1	_
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

BAR consists of three 8-bit readable/writable registers (BARA, BARB, and BARC), and is used to specify the address at which an address break is to be executed.

Each of the BAR registers is initialized to H'00 by a reset and in hardware standby mode. They are not initialized in software standby mode.

BARA Bits 7 to 0—Address 23 to 16 (A23 to A16) BARB Bits 7 to 0—Address 15 to 8 (A15 to A8) BARC Bits 7 to 1—Address 7 to 1 (A7 to A1)

These bits specify the address at which an address break is to be executed. BAR bits A23 to A1 are compared with internal address bus lines A23 to A1, respectively.

The address at which the first instruction byte is located should be specified as the break address. Occurrence of the address break condition may not be recognized for other addresses.

In normal mode, no comparison is made with address lines A23 to A16.

**BARC Bit 0—Reserved:** This bit cannot be modified and is always read as 0.



# 5.3 Interrupt Sources

Interrupt sources comprise external interrupts (NMI and IRQ7 to IRQ0) and internal interrupts.

# 5.3.1 External Interrupts

There are nine external interrupt sources from 33 input pins (31 actual pins): NMI,  $\overline{IRQ7}$  to  $\overline{IRQ0}$ ,  $\overline{KIN15}$  to  $\overline{KIN0}$ , and  $\overline{WUE7}$  to  $\overline{WUE0}$ . WUE7 to WUE0 and KIN15 to KIN8 share the IRQ7 interrupt source, and KIN7 to KIN0 share the IRQ6 interrupt source. Of these, NMI, IRQ7, IRQ6, and IRQ2 to IRQ0 can be used to restore the H8S/2149 chip from software standby mode.

**NMI Interrupt:** NMI is the highest-priority interrupt, and is always accepted by the CPU regardless of the interrupt control mode and the status of the CPU interrupt mask bits. The NMIEG bit in SYSCR can be used to select whether an interrupt is requested at a rising edge or a falling edge on the NMI pin.

The vector number for NMI interrupt exception handling is 7.

**IRQ7 to IRQ0 Interrupts:** Interrupts IRQ7 to IRQ0 are requested by an input signal at pins  $\overline{\text{IRQ7}}$  to  $\overline{\text{IRQ0}}$ . Interrupts IRQ7 to IRQ0 have the following features:

- Using ISCR, it is possible to select whether an interrupt is generated by a low level, falling edge, rising edge, or both edges, at pins IRQ7 to IRQ0.
- Enabling or disabling of interrupt requests IRQ7 to IRQ0 can be selected with IER.
- The interrupt control level can be set with ICR.
- The status of interrupt requests IRQ7 to IRQ0 is indicated in ISR. ISR flags can be cleared to 0 by software.

A block diagram of interrupts IRQ7 to IRQ0 is shown in figure 5.3.




Figure 5.3 Block Diagram of Interrupts IRQ7 to IRQ0

Figure 5.4 shows the timing of IRQnF setting.




Figure 5.4 Timing of IRQnF Setting

The vector numbers for IRQ7 to IRQ0 interrupt exception handling are 23 to 16.

Detection of IRQ7 to IRQ0 interrupts does not depend on whether the relevant pin has been set for input or output. Therefore, when a pin is used as an external interrupt input pin, clear the corresponding DDR bit to 0 and do not use the pin as an I/O pin for another function.

When IRQ6 pin is assigned as IRQ6 interrupt input pin, then clear the KMIMR6 bit to 0.

When the IRQ7 pin is used as the IRQ7 interrupt input pin, bits KMIMR15 to KMIMR8 and WUEMRB7 to WUEMRB0 must all be set to 1. If any of these bits is cleared to 0, an IRQ7 interrupt input from the  $\overline{\text{IRQ7}}$  pin will be ignored.



As interrupt request flags IRQ7F to IRQ0F are set when the setting condition is met, regardless of the IER setting, only the necessary flags should be referenced.

Interrupts KIN15 to KIN0 and WUE7 to WUE0: Interrupts KIN15 to KIN0 and WUE7 to WUE0 are requested by input signals at pins KIN15 to KIN0 and WUE7 to WUE0. When any of pins KIN15 to KIN0 or WUE7 to WUE0 are used as key-sense inputs or wakeup events, the corresponding KMIMR or WUEMR bits should be cleared to 0 to enable those key-sense input interrupts or wakeup event interrupts. The remaining unused key-sense input KMIMR bits and WUEMR bits should be set to 1 to disable those interrupts. Interrupts WUE7 to WUE0 and KIN15 to KIN8 correspond to the IRQ7 interrupt, and interrupts KIN7 to KIN0 correspond to the IRQ6 interrupt. Interrupt request generation pin conditions, interrupt request enabling, interrupt control level setting, and interrupt request status indications, are all in accordance with the IRQ7 and IRQ6 interrupt settings.

When pins KIN7 to KIN0, KIN15 to KIN8, or WUE7 to WUE0 are used as key-sense interrupt or wakeup event interrupt input pins, either low-level sensing or falling-edge sensing must be designated as the interrupt sense condition for the corresponding interrupt source (IRQ6 or IRQ7).

## **5.3.2** Internal Interrupts

There are 48 sources for internal interrupts from on-chip supporting modules, plus one software interrupt source (address break).

- For each on-chip supporting module there are flags that indicate the interrupt request status, and enable bits that select enabling or disabling of these interrupts. If any one of these is set to 1, an interrupt request is issued to the interrupt controller.
- The interrupt control level can be set by means of ICR.
- The DTC can be activated by an FRT, TMR, SCI, or other interrupt request. When the DTC is activated by an interrupt, the interrupt control mode and interrupt mask bits have no effect.

## 5.3.3 Interrupt Exception Vector Table

Table 5.4 shows interrupt exception handling sources, vector addresses, and interrupt priorities. For default priorities, the lower the vector number, the higher the priority.

Priorities among modules can be set by means of ICR. The situation when two or more modules are set to the same priority, and priorities within a module, are fixed as shown in table 5.4.

Table 5.4 Interrupt Sources, Vector Addresses, and Interrupt Priorities

	Origin of		Vecto	r Address		
Interrupt Source	Interrupt Source	Vector Number	Normal Mode	Advanced Mode	ICR	Priority
NMI	External	7	H'000E	H'00001C		High
IRQ0	pin	16	H'0020	H'000040	ICRA7	_ 🕇
IRQ1	<del></del>	17	H'0022	H'000044	ICRA6	_
IRQ2 IRQ3		18 19	H'0024 H'0026	H'000048 H'00004C	ICRA5	_
IRQ4 IRQ5	_	20 21	H'0028 H'002A	H'000050 H'000054	ICRA4	_
IRQ6, KIN7 to KIN0 IRQ7, KIN15 to KIN8, WUE7 to WUE0	_	22 23	H'002C H'002E	H'000058 H'00005C	ICRA3	
SWDTEND (software activation interrupt end)	DTC	24	H'0030	H'000060	ICRA2	_
WOVI0 (interval timer)	Watchdog timer 0	25	H'0032	H'000064	ICRA1	_
WOVI1 (interval timer)	Watchdog timer 1	26	H'0034	H'000068	ICRA0	_
Address break (PC break)	_	27	H'0036	H'00006C		_
ADI (A/D conversion end)	A/D	28	H'0038	H'000070	ICRB7	_
Reserved	_	29 to 47	H'003A to H'005E	H'000074 to H'0000BC		Low

	Origin of		Vecto	or Address		
Interrupt Source	Interrupt Source	Vector Number	Normal Mode	Advanced Mode	ICR	Priority
ICIA (input capture A) ICIB (input capture B) ICIC (input capture C) ICID (input capture D) OCIA (output compare A) OCIB (output compare B) FOVI (overflow) Reserved	Free- running timer	48 49 50 51 52 53 54 55	H'0060 H'0062 H'0064 H'0066 H'0068 H'006A H'006C	H'0000C0 H'0000C4 H'0000C8 H'0000CC H'0000D0 H'0000D4 H'0000D8 H'0000DC	ICRB6	High
Reserved	_	56 to 63	H'0070 to H'007E	H'0000E0 to H'0000FC		
CMIA0 (compare-match A) CMIB0 (compare-match B) OVI0 (overflow) Reserved	8-bit timer channel 0	64 65 66 67	H'0080 H'0082 H'0084 H'0086	H'000100 H'000104 H'000108 H'00010C	ICRB3	_
CMIA1 (compare-match A) CMIB1 (compare-match B) OVI1 (overflow) Reserved	8-bit timer channel 1	68 69 70 71	H'0088 H'008A H'008C H'008E	H'000110 H'000114 H'000118 H'00011C	ICRB2	
CMIAY (compare-match A) CMIBY (compare-match B) OVIY (overflow) ICIX (input capture X)	8-bit timer channels Y, X	72 73 74 75	H'0090 H'0092 H'0094 H'0096	H'000120 H'000124 H'000128 H'00012C	ICRB1	_
IBF1 (IDR1 reception completed) IBF2 (IDR2 reception completed) IBF3 (IDR3 reception completed) IBF4 (IDR4 reception completed)	Host interface (XBS)	76 77 78 79	H'0098 H'009A H'009C H'009E	H'000130 H'000134 H'000138 H'00013C	ICRB0	_
ERIO (receive error 0) RXIO (reception completed 0) TXIO (transmit data empty 0) TEIO (transmission end 0)	SCI channel 0	80 81 82 83	H'00A0 H'00A2 H'00A4 H'00A6	H'000140 H'000144 H'000148 H'00014C	ICRC7	
ERI1 (receive error 1) RXI1 (reception completed 1) TXI1 (transmit data empty 1) TEI1 (transmission end 1)	SCI channel 1	84 85 86 87	H'00A8 H'00AA H'00AC H'00AE	H'000150 H'000154 H'000158 H'00015C	ICRC6	
ERI2 (receive error 2) RXI2 (reception completed 2) TXI2 (transmit data empty 2) TEI2 (transmission end 2)	SCI channel 2	88 89 90 91	H'00B0 H'00B2 H'00B4 H'00B6	H'000160 H'000164 H'000168 H'00016C	ICRC5	Low

	Origin of		Vecto	r Address		
Interrupt Source	Interrupt Source	Vector Number	Normal Mode	Advanced Mode	ICR	Priority
IICI0 (1-byte transmission/ reception completed)	IIC channel 0	92	H'00B8	H'000170	ICRC4	High ↑
DDCSWI (format switch)		93	H'00BA	H'000174		
IICI1 (1-byte transmission/ reception completed)	IIC channel 1	94	H'00BC	H'000178	ICRC3	
Reserved		95	H'00BE	H'00017C		
PS2IA (reception completed A)	Keyboard	96	H'00C0	H'000180	ICRB0	_
PS2IB (reception completed B)	buffer	97	H'00C2	H'000184		
PS2IC (reception completed C)	controller	98	H'00C4	H'000188		
Reserved	(PS2)	99	H'00C6	H'00018C		
Reserved	_	100	H'00C8	H'000190		_
		to	to	to		
		103	H'00CE	H'00019C		
ERRI (transfer error, etc.)	Host	104	H'00D8	H'0001B0	ICRC1	_
IBFI1 (IDR1 reception completed)	interface	105	H'00DA	H'0001B4		
IBFI2 (IDR2 reception completed)	(LPC)	106	H'00DC	H'0001B8		
IBFI3 (IDR3 reception completed)		107	H'00DE	H'0001BC		Low

## 5.4 Address Breaks

### 5.4.1 Features

With the H8S/2169 or H8S/2149, it is possible to identify the prefetch of a specific address by the CPU and generate an address break interrupt, using the ABRKCR and BAR registers. When an address break interrupt is generated, address break interrupt exception handling is executed.

This function can be used to detect the beginning of execution of a bug location in the program, and branch to a correction routine.

## 5.4.2 Block Diagram

A block diagram of the address break function is shown in figure 5.5.




Figure 5.5 Block Diagram of Address Break Function

### 5.4.3 Operation

ABRKCR and BAR settings can be made so that an address break interrupt is generated when the CPU prefetches the address set in BAR. This address break function issues an interrupt request to the interrupt controller when the address is prefetched, and the interrupt controller determines the interrupt priority. When the interrupt is accepted, interrupt exception handling is started on completion of the currently executing instruction. With an address break interrupt, interrupt mask control by the I and UI bits in the CPU's CCR is ineffective.

The register settings when the address break function is used are as follows.

- 1. Set the break address in bits A23 to A1 in BAR.
- 2. Set the BIE bit in ABRKCR to 1 to enable address breaks. An address break will not be requested if the BIE bit is cleared to 0.

When the setting condition occurs, the CMF flag in ABRKCR is set to 1 and an interrupt is requested. If necessary, the source should be identified in the interrupt handling routine.

## 5.4.4 Usage Notes

- With the address break function, the address at which the first instruction byte is located should be specified as the break address. Occurrence of the address break condition may not be recognized for other addresses.
- In normal mode, no comparison is made with address lines A23 to A16.
- If a branch instruction (Bcc, BSR), jump instruction (JMP, JSR), RTS instruction, or RTE instruction is located immediately before the address set in BAR, execution of this instruction will output a prefetch signal for that address, and an address break may be requested. This can be prevented by not making a break address setting for an address immediately following one of these instructions, or by determining within the interrupt handling routine whether interrupt handling was initiated by a genuine condition occurrence.
- As an address break interrupt is generated by a combination of the internal prefetch signal and address, the timing of the start of interrupt exception handling depends on the content and execution cycle of the instruction at the set address and the preceding instruction. Figure 5.6 shows some address timing examples.






Figure 5.6 Examples of Address Break Timing

# 5.5 Interrupt Operation

# 5.5.1 Interrupt Control Modes and Interrupt Operation

Interrupt operations in the H8S/2169 or H8S/2149 differ depending on the interrupt control mode.

NMI and address break interrupts are accepted at all times except in the reset state and the hardware standby state. In the case of IRQ interrupts and on-chip supporting module interrupts, an enable bit is provided for each interrupt. Clearing an enable bit to 0 disables the corresponding interrupt request. Interrupt sources for which the enable bits are set to 1 are controlled by the interrupt controller.

Table 5.5 shows the interrupt control modes.

The interrupt controller performs interrupt control according to the interrupt control mode set by the INTM1 and INTM0 bits in SYSCR, the priorities set in ICR, and the masking state indicated by the I and UI bits in the CPU's CCR.

**Table 5.5** Interrupt Control Modes

Interrupt	SYSCR Priority Setting Interrup		SYSCR		Interrupt	
Control Mode	INTM1	INTM0	Register	Mask Bits	Description	
0	0	0	ICR	I	Interrupt mask control is performed by the I bit	
					Priority can be set with ICR	
1	_	1	ICR	I, UI	3-level interrupt mask control is performed by the I and UI bits	
					Priority can be set with ICR	

Figure 5.7 shows a block diagram of the priority decision circuit.




Figure 5.7 Block Diagram of Interrupt Control Operation

**Interrupt Acceptance Control and 3-Level Control:** In interrupt control modes 0 and 1, interrupt acceptance control and 3-level mask control is performed by means of the I and UI bits in CCR, and ICR (control level).

Table 5.6 shows the interrupts selected in each interrupt control mode.

**Table 5.6** Interrupts Selected in Each Interrupt Control Mode

	Interrupt Mask Bits		
Interrupt Control Mode	I	UI	Selected Interrupts
0	0	*	All interrupts (control level 1 has priority)
	1	*	NMI and address break interrupt
1	0	*	All interrupts (control level 1 has priority)
	1	0	NMI, address break and control level 1 interrupts
		1	NMI and address break interrupt

Legend:

<sup>\*:</sup> Don't care

**Default Priority Determination:** The priority is determined for the selected interrupt, and a vector number is generated.

If the same value is set for ICR, acceptance of multiple interrupts is enabled, and so only the interrupt source with the highest priority according to the preset default priorities is selected and has a vector number generated.

Interrupt sources with a lower priority than the accepted interrupt source are held pending.

Table 5.7 shows operations and control signal functions in each interrupt control mode.

Table 5.7 Operations and Control Signal Functions in Each Interrupt Control Mode

Interrupt Control Mode	Set	ting	Interrupt Acceptance Control 3-Level Control			Default Priority	T (Trace)		
Control Mode	INTM1	INTM0		I	UI	ICR	Determination		
0	0	0	0	IM	_	PR	0	_	
1		1	0	IM	IM	PR	0	_	

Legend:

O: Interrupt operation control performed

IM: Used as interrupt mask bit

PR: Sets priority
—: Not used

### 5.5.2 Interrupt Control Mode 0

Enabling and disabling of IRQ interrupts and on-chip supporting module interrupts can be set by means of the I bit in the CPU's CCR, and ICR. Interrupts are enabled when the I bit is cleared to 0, and disabled when set to 1. Control level 1 interrupt sources have higher priority.

Figure 5.8 shows a flowchart of the interrupt acceptance operation in this case.

- 1. If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- 2. When interrupt requests are sent to the interrupt controller, a control level 1 interrupt, according to the control level set in ICR, has priority for selection, and other interrupt requests are held pending. If a number of interrupt requests with the same control level setting are generated at the same time, the interrupt request with the highest priority according to the priority system shown in table 5.4 is selected.
- 3. The I bit is then referenced. If the I bit is cleared to 0, the interrupt request is accepted. If the I bit is set to 1, only an NMI and address break interrupt is accepted, and other interrupt requests are held pending.
- 4. When an interrupt request is accepted, interrupt exception handling starts after execution of the current instruction has been completed.
- 5. The PC and CCR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.
- 6. Next, the I bit in CCR is set to 1. This disables all interrupts except NMI and address break interrupt.
- 7. A vector address is generated for the accepted interrupt, and execution of the interrupt handling routine starts at the address indicated by the contents of that vector address.




Figure 5.8 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 0

### 5.5.3 Interrupt Control Mode 1

Three-level masking is implemented for IRQ interrupts and on-chip supporting module interrupts by means of the I and UI bits in the CPU's CCR, and ICR.

- Control level 0 interrupt requests are enabled when the I bit is cleared to 0, and disabled when set to 1.
- Control level 1 interrupt requests are enabled when the I bit or UI bit is cleared to 0, and disabled when both the I bit and the UI bit are set to 1.

For example, if the interrupt enable bit for an interrupt request is set to 1, and H'20, H'00, and H'00 are set in ICRA, ICRB, and ICRC, respectively, (i.e. IRQ2 and IRQ3 interrupts are set to control level 1 and other interrupts to control level 0), the situation is as follows:

- When I = 0, all interrupts are enabled
   (Priority order: NMI > IRQ2 > IRQ3 > address break > IRQ0 > IRQ1 ...)
- When I = 1 and UI = 0, only NMI, IRQ2, IRQ3 and address break interrupts are enabled
- When I = 1 and UI = 1, only NMI and address break interrupts are enabled

Figure 5.9 shows the state transitions in these cases.




Figure 5.9 Example of State Transitions in Interrupt Control Mode 1

Figure 5.10 shows a flowchart of the interrupt acceptance operation in this case.

- 1. If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- 2. When interrupt requests are sent to the interrupt controller, a control level 1 interrupt, according to the control level set in ICR, has priority for selection, and other interrupt requests are held pending. If a number of interrupt requests with the same control level setting are generated at the same time, the interrupt request with the highest priority according to the priority system shown in table 5.4 is selected.
- 3. The I bit is then referenced. If the I bit is cleared to 0, the UI bit has no effect.

An interrupt request set to interrupt control level 0 is accepted when the I bit is cleared to 0. If the I bit is set to 1, only an NMI and address break interrupt are accepted, and other interrupt requests are held pending.

An interrupt request set to interrupt control level 1 has priority over an interrupt request set to interrupt control level 0, and is accepted if the I bit is cleared to 0, or if the I bit is set to 1 and the UI bit is cleared to 0.

When both the I bit and the UI bit are set to 1, only an NMI and address break interrupt are accepted, and other interrupt requests are held pending.

- 4. When an interrupt request is accepted, interrupt exception handling starts after execution of the current instruction has been completed.
- 5. The PC and CCR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.
- 6. Next, the I and UI bits in CCR are set to 1. This disables all interrupts except NMI and address break.
- 7. A vector address is generated for the accepted interrupt, and execution of the interrupt handling routine starts at the address indicated by the contents of that vector address.






Figure 5.10 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 1

## 5.5.4 Interrupt Exception Handling Sequence

Figure 5.11 shows the interrupt exception handling sequence. The example shown is for the case where interrupt control mode 0 is set in advanced mode, and the program area and stack area are in on-chip memory.




Figure 5.11 Interrupt Exception Handling

### 5.5.5 Interrupt Response Times

The H8S/2149 is capable of fast word access to on-chip memory, and high-speed processing can be achieved by providing the program area in on-chip ROM and the stack area in on-chip RAM.

Table 5.8 shows interrupt response times—the interval between generation of an interrupt request and execution of the first instruction in the interrupt handling routine. The symbols used in table 5.8 are explained in table 5.9.

**Table 5.8** Interrupt Response Times

		Number of States				
No.	Item	Normal Mode	Advanced Mode			
1	Interrupt priority determination*1	3	3			
2	Number of wait states until executing instruction ends*2	1 to (19+2·S <sub>i</sub> )	1 to (19+2·S <sub>i</sub> )			
3	PC, CCR stack save	2⋅S <sub>κ</sub>	2·S <sub>K</sub>			
4	Vector fetch	S <sub>i</sub>	2·S <sub>1</sub>			
5	Instruction fetch*3	2·S <sub>1</sub>	2·S <sub>1</sub>			
6	Internal processing*4	2	2			
Total	(using on-chip memory)	11 to 31	12 to 32			

Notes: 1. Two states in case of internal interrupt.

- 2. Refers to MULXS and DIVXS instructions.
- 3. Prefetch after interrupt acceptance and interrupt handling routine prefetch.
- 4. Internal processing after interrupt acceptance and internal processing after vector fetch.

**Table 5.9** Number of States in Interrupt Handling Routine Execution

				Object	of Access	
				Exteri	nal Device	
	Symbol		8-Bit Bus		16-Bit Bu	
		Internal Memory	2-State Access	3-State Access	2-State Access	3-State Access
Instruction fetch	Sı	1	4	6+2m	2	3+m
Branch address read	S <sub>J</sub>	_				
Stack manipulation	S <sub>K</sub>	_				
Legend:						

Legend:

m: Number of wait states in an external device access



## 5.6 Usage Notes

## 5.6.1 Contention between Interrupt Generation and Disabling

When an interrupt enable bit is cleared to 0 to disable interrupts, the disabling becomes effective after execution of the instruction.

In other words, when an interrupt enable bit is cleared to 0 by an instruction such as BCLR or MOV, if an interrupt is generated during execution of the instruction, the interrupt concerned will still be enabled on completion of the instruction, and so interrupt exception handling for that interrupt will be executed on completion of the instruction. However, if there is an interrupt request of higher priority than that interrupt, interrupt exception handling will be executed for the higher-priority interrupt, and the lower-priority interrupt will be ignored.

The same also applies when an interrupt source flag is cleared to 0.

Figure 5.12 shows an example in which the CMIEA bit in 8-bit timer register TCR is cleared to 0.




Figure 5.12 Contention between Interrupt Generation and Disabling

The above contention will not occur if an enable bit or interrupt source flag is cleared to 0 while the interrupt is masked.

### **5.6.2** Instructions that Disable Interrupts

Instructions that disable interrupts are LDC, ANDC, ORC, and XORC. After any of these instructions is executed, all interrupts except NMI are disabled and the next instruction is always executed. When the I bit or UI bit is set by one of these instructions, the new value becomes valid two states after execution of the instruction ends.

## 5.6.3 Interrupts during Execution of EEPMOV Instruction

Interrupt operation differs between the EEPMOV.B instruction and the EEPMOV.W instruction.

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during the transfer is not accepted until the move is completed.

With the EEPMOV.W instruction, if an interrupt request is issued during the transfer, interrupt exception handling starts at a break in the transfer cycle. The PC value saved on the stack in this case is the address of the next instruction.

Therefore, if an interrupt is generated during execution of an EEPMOV.W instruction, the following coding should be used.

L1: EEPMOV.W

MOV.W R4,R4 BNE L1

# 5.7 DTC Activation by Interrupt

### 5.7.1 Overview

The DTC can be activated by an interrupt. In this case, the following options are available:

- Interrupt request to CPU
- Activation request to DTC
- Both of the above

For details of interrupt requests that can be used to activate the DTC, see section 7, Data Transfer Controller.

## 5.7.2 Block Diagram

Figure 5.13 shows a block diagram of the DTC and interrupt controller.




Figure 5.13 Interrupt Control for DTC

Rev. 3.00 Jan 18, 2006 page 136 of 1044

### 5.7.3 Operation

The interrupt controller has three main functions in DTC control.

**Selection of Interrupt Source:** It is possible to select DTC activation request or CPU interrupt request with the DTCE bit of DTCERA to DTCERE in the DTC.

After a DTC data transfer, the DTCE bit can be cleared to 0 and an interrupt request sent to the CPU in accordance with the specification of the DISEL bit of MRB in the DTC.

When the DTC performs the specified number of data transfers and the transfer counter reaches 0, following the DTC data transfer the DTCE bit is cleared to 0 and an interrupt request is sent to the CPU.

**Determination of Priority:** The DTC activation source is selected in accordance with the default priority order, and is not affected by mask or priority levels. See section 7.3.3, DTC Vector Table, for the respective priorities.

**Operation Order:** If the same interrupt is selected as a DTC activation source and a CPU interrupt source, the DTC data transfer is performed first, followed by CPU interrupt exception handling.

Table 5.10 summarizes interrupt source selection and interrupt source clearance control according to the settings of the DTCE bit of DTCERA to DTCERE in the DTC and the DISEL bit of MRB in the DTC.

**Table 5.10 Interrupt Source Selection and Clearing Control** 

DTC		Interrupt Sc	urce Selection/Clearing Control
DTCE	DISEL	DTC	CPU
0	*	×	Δ
1	0	Δ	×
	1	0	Δ

## Legend:

- Δ: The relevant interrupt is used. Interrupt source clearing is performed. (The CPU should clear the source flag in the interrupt handling routine.)
- O: The relevant interrupt is used. The interrupt source is not cleared.
- x: The relevant bit cannot be used.
- \*: Don't care

**Usage Note:** SCI, IIC, and A/D converter interrupt sources are cleared when the DTC reads or writes to the prescribed register, and are not dependent upon the DISEL bit.

# Section 6 Bus Controller

## 6.1 Overview

The H8S/2169 or H8S/2149 has a built-in bus controller (BSC) that allows external address space bus specifications, such as bus width and number of access states, to be set.

The bus controller also has a bus arbitration function, and controls the operation of the internal bus masters: the CPU and data transfer controller (DTC).

### 6.1.1 Features

The features of the bus controller are listed below.

- Basic bus interface
  - 2-state access or 3-state access can be selected
  - Program wait states can be inserted
- Burst ROM interface
  - External space can be designated as ROM interface space
  - 1-state or 2-state burst access can be selected
- Idle cycle insertion
  - An idle cycle can be inserted when an external write cycle immediately follows an external read cycle
- Bus arbitration function
  - Includes a bus arbiter that arbitrates bus mastership between the CPU and DTC

## 6.1.2 Block Diagram

Figure 6.1 shows a block diagram of the bus controller.




Figure 6.1 Block Diagram of Bus Controller

# 6.1.3 Pin Configuration

Table 6.1 summarizes the pins of the bus controller.

**Table 6.1 Bus Controller Pins** 

Name	Symbol	I/O	Function
Address strobe	ĀS	Output	Strobe signal indicating that address output on address bus is enabled (when IOSE bit is 0)
I/O select	ĪOS	Output	I/O select signal (when IOSE bit is 1)
Read	RD	Output	Strobe signal indicating that external space is being read
High write	HWR	Output	Strobe signal indicating that external space is being written to, and that the upper data bus (D15 to D8) is enabled
Low write	LWR	Output	Strobe signal indicating that external space is being written to, and that the lower data bus (D7 to D0) is enabled
Wait	WAIT	Input	Wait request signal when external 3-state access space is accessed

# 6.1.4 Register Configuration

Table 6.2 summarizes the registers of the bus controller.

**Table 6.2** Bus Controller Registers

Name	Abbreviation	R/W	Initial Value	Address*
Bus control register	BCR	R/W	H'D7	H'FFC6
Wait state control register	WSCR	R/W	H'33	H'FFC7

Note: \* Lower 16 bits of the address.

# **6.2** Register Descriptions

## 6.2.1 Bus Control Register (BCR)

Bit	7	6	5	4	3	2	1	0
	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	_	IOS1	IOS0
Initial value	1	1	0	1	0	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

BCR is an 8-bit readable/writable register that specifies the external memory space access mode, and the extent of the I/O area when the I/O strobe function has been selected for the  $\overline{AS}$  pin.

BCR is initialized to H'D7 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 7—Idle Cycle Insert 1 (ICIS1): Reserved. Do not write 0 to this bit.

**Bit 6—Idle Cycle Insert 0 (ICIS0):** Selects whether or not a one-state idle cycle is to be inserted between bus cycles when successive external read and external write cycles are performed.

Bit 6

ICIS0	Description
0	Idle cycle not inserted in case of successive external read and external write cycles
1	Idle cycle inserted in case of successive external read and external write cycles (Initial value)

**Bit 5—Burst ROM Enable (BRSTRM):** Selects whether external space is designated as a burst ROM interface space. The selection applies to the entire external space .

Bit 5

BRSTRM Description				
0	Basic bus interface	(Initial value)		
1	Burst ROM interface			

Bit 4—Burst Cycle Select 1 (BRSTS1): Selects the number of burst cycles for the burst ROM interface.

Bit 4

BRSTS1	S1 Description				
0	Burst cycle comprises 1 state				
1	Burst cycle comprises 2 states	(Initial value)			

**Bit 3—Burst Cycle Select 0 (BRSTS0):** Selects the number of words that can be accessed in a burst ROM interface burst access.

Bit 3

BRSTS0	Description				
0	Max. 4 words in burst access	(Initial value)			
1	Max. 8 words in burst access				

Bit 2—Reserved: Do not write 0 to this bit.

Bits 1 and 0—IOS Select 1 and 0 (IOS1, IOS0): See table 6.4.

## **6.2.2** Wait State Control Register (WSCR)

Bit	7	6	5	4	3	2	1	0
	RAMS	RAM0	ABW	AST	WMS1	WMS0	WC1	WC0
Initial value	0	0	1	1	0	0	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

WSCR is an 8-bit readable/writable register that specifies the data bus width, number of access states, wait mode, and number of wait states for external memory space. The on-chip memory and internal I/O register bus width and number of access states are fixed, irrespective of the WSCR settings.

WSCR is initialized to H'33 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 7—RAM Select (RAMS)/Bit 6—RAM Area Setting (RAM0): Reserved bits. Do not write 1 to these bits.

**Bit 5—Bus Width Control (ABW):** Specifies whether the external memory space is 8-bit access space or 16-bit access space.

Bit 5

•		
ABW	Description	
0	External memory space is designated as 16-bit access space	
1	External memory space is designated as 8-bit access space	(Initial value)

**Bit 4—Access State Control (AST):** Specifies whether the external memory space is 2-state access space or 3-state access space, and simultaneously enables or disables wait state insertion.

Bit 4

AST	 Description	
0	External memory space is designated as 2-state access space Wait state insertion in external memory space accesses is disabled	
1	External memory space is designated as 3-state access space Wait state insertion in external memory space accesses is enabled	(Initial value)

Bits 3 and 2—Wait Mode Select 1 and 0 (WMS1, WMS0): These bits select the wait mode when external memory space is accessed while the AST bit is set to 1.

Bit 3	Bit 2		
WMS1	WMS0	Description	
0	0	Program wait mode	(Initial value)
	1	Wait-disabled mode	
1	0	Pin wait mode	
	1	Pin auto-wait mode	

Bits 1 and 0—Wait Count 1 and 0 (WC1, WC0): These bits select the number of program wait states when external memory space is accessed while the AST bit is set to 1.

Bit 1	Bit 0	
WC1	WC0	Description
0	0	No program wait states are inserted
	1	1 program wait state is inserted in external memory space accesses
1	0	2 program wait states are inserted in external memory space accesses
	1	3 program wait states are inserted in external memory space accesses (Initial value)

### 6.3 Overview of Bus Control

## **6.3.1** Bus Specifications

The external space bus specifications consist of three elements: bus width, number of access states, and wait mode and number of program wait states.

The bus width and number of access states for on-chip memory and internal I/O registers are fixed, and are not affected by the bus controller.

**Bus Width:** A bus width of 8 or 16 bits can be selected with the ABW bit.

Number of Access States: Two or three access states can be selected with the AST bit.

When 2-state access space is designated, wait insertion is disabled. The number of access states on the burst ROM interface is determined without regard to the AST bit setting.

Wait Mode and Number of Program Wait States: When 3-state access space is designated by the AST bit, the wait mode and the number of program wait states to be inserted automatically is selected with WMS1, WMS0, WC1, and WC0. From 0 to 3 program wait states can be selected.

Table 6.3 shows the bus specifications for each basic bus interface area.

Table 6.3 Bus Specifications for Each Area (Basic Bus Interface)

		ST WMS1				Bus Specifications (Basic Bus Interface)			
ABW	AST		WMS0	WC1	WC0	Bus Width	Access States	Program Wait States	
0	0	_	_	_	_	16	2	0	
	1	0	1	_	_	16	3	0	
		*	*	0	0		3	0	
					1			1	
				1	0			2	
					1			3	
1	0	_	_	_	_	8	2	0	
	1	0	1	_	_	8	3	0	
		*	*	0	0		3	0	
					1			1	
				1	0			2	
					1			3	

Dua Chasifications (Dagie Dua Interfere)

Note: \* Except when WMS1 = 0 and WMS0 = 1

### 6.3.2 Advanced Mode

The initial state of the external space is basic bus interface, three-state access space. In ROM-enabled expanded mode, the space excluding the on-chip ROM, on-chip RAM, and internal I/O registers is external space. The on-chip RAM is enabled when the RAME bit in the system control register (SYSCR) is set to 1; when the RAME bit is cleared to 0, the on-chip RAM is disabled and the corresponding space becomes external space.

#### 6.3.3 Normal Mode

The initial state of the external memory space is basic bus interface, three-state access space. In ROM-disabled expanded mode, the space excluding the on-chip RAM and internal I/O registers is external space. In ROM-enabled expanded mode, the space excluding the on-chip ROM, on-chip RAM, and internal I/O registers is external space. The on-chip RAM is enabled when the RAME bit in the system control register (SYSCR) is set to 1; when the RAME bit is cleared to 0, the on-chip RAM is disabled and the corresponding space becomes external space.



### 6.3.4 I/O Select Signal

In the H8S/2169 or H8S/2149, an I/O select signal ( $\overline{\text{IOS}}$ ) can be output, with the signal output going low when the designated external space is accessed.

Figure 6.2 shows an example of  $\overline{\text{IOS}}$  signal output timing.




Figure 6.2 **IOS** Signal Output Timing

Enabling or disabling of  $\overline{\text{IOS}}$  signal output is controlled by the setting of the IOSE bit in SYSCR. In expanded mode, this pin operates as the  $\overline{\text{AS}}$  output pin after a reset, and therefore the IOSE bit in SYSCR must be set to 1 in order to use this pin as the  $\overline{\text{IOS}}$  signal output. See section 8, I/O Ports, for details.

The range of addresses for which the  $\overline{\text{IOS}}$  signal is output can be set with bits IOS1 and IOS0 in BCR. The  $\overline{\text{IOS}}$  signal address ranges are shown in table 6.4.

 Table 6.4
 IOS Signal Output Range Settings

IOS1	IOS0	IOS Signal Output Range				
0	0	H'(FF)F000 to H'(FF)F03F	_			
	1	H'(FF)F000 to H'(FF)F0FF				
1	0	H'(FF)F000 to H'(FF)F3FF				
	1	H'(FF)F000 to H'(FF)F7FF	(Initial value)			

### **6.4** Basic Bus Interface

### 6.4.1 Overview

The basic bus interface enables direct connection of ROM, SRAM, and so on.

The bus specifications can be selected with the ABW bit, the AST bit, and the WMS1, WMS0, WC1, and WC0 bits (see table 6.3).

## 6.4.2 Data Size and Data Alignment

Data sizes for the CPU and other internal bus masters are byte, word, and longword. The bus controller has a data alignment function, and when accessing external space, controls whether the upper data bus (D15 to D8) or lower data bus (D7 to D0) is used according to the bus specifications for the area being accessed (8-bit access space or 16-bit access space) and the data size.

**8-Bit Access Space:** Figure 6.3 illustrates data alignment control for the 8-bit access space. With the 8-bit access space, the upper data bus (D15 to D8) is always used for accesses. The amount of data that can be accessed at one time is one byte: a word access is performed as two byte accesses, and a longword access, as four byte accesses.

		Upper da <sub>L</sub> D15	nta bus Lower o	data bus
Byte size				
Word size	1st bus cycle 2nd bus cycle			
Longword size	1st bus cycle 2nd bus cycle 3rd bus cycle 4th bus cycle			

Figure 6.3 Access Sizes and Data Alignment Control (8-Bit Access Space)

**16-Bit Access Space:** Figure 6.4 illustrates data alignment control for the 16-bit access space. With the 16-bit access space, the upper data bus (D15 to D8) and lower data bus (D7 to D0) are used for accesses. The amount of data that can be accessed at one time is one byte or one word, and a longword access is executed as two word accesses.

In byte access, whether the upper or lower data bus is used is determined by whether the address is even or odd. The upper data bus is used for an even address, and the lower data bus for an odd address.




Figure 6.4 Access Sizes and Data Alignment Control (16-Bit Access Space)

### 6.4.3 Valid Strobes

Table 6.5 shows the data buses used and valid strobes for the access spaces.

In a read, the  $\overline{RD}$  signal is valid without discrimination between the upper and lower halves of the data bus.

In a write, the  $\overline{HWR}$  signal is valid for the upper half of the data bus, and the  $\overline{LWR}$  signal for the lower half.

Table 6.5 Data Buses Used and Valid Strobes

Area	Access Size	Read/ Write	Address	Valid Strobe	Upper Data Bus (D15 to D8)	Lower Data Bus (D7 to D0)
8-bit access space	Byte	Read	_	RD	Valid	Port, etc.
		Write	_	HWR		Port, etc.
16-bit access space	Byte	Read	Even	RD	Valid	Invalid
			Odd		Invalid	Valid
		Write	Even	HWR	Valid	Undefined
			Odd	LWR	Undefined	Valid
	Word	Read	_	RD	Valid	Valid
		Write	_	HWR, LWR	Valid	Valid

Notes: Undefined: Undefined data is output.

Invalid: Input state; input value is ignored.

Port, etc.: Pins are used as port or on-chip supporting module input/output pins,

and not as data bus pins.

## 6.4.4 Basic Timing

**8-Bit 2-State Access Space:** Figure 6.5 shows the bus timing for an 8-bit 2-state access space. When an 8-bit access space is accessed, the upper half (D15 to D8) of the data bus is used.

Wait states cannot be inserted.




Figure 6.5 Bus Timing for 8-Bit 2-State Access Space

**8-Bit 3-State Access Space:** Figure 6.6 shows the bus timing for an 8-bit 3-state access space. When an 8-bit access space is accessed, the upper half (D15 to D8) of the data bus is used.

Wait states can be inserted.




Figure 6.6 Bus Timing for 8-Bit 3-State Access Space

**16-Bit, 2-State Access Space:** Figures 6.7 to 6.9 show the bus timing for 16-bit, 2-state access space. When 16-bit access space is accessed, the upper data bus (D15 to D8) is used for even addresses and the lower data bus (D7 to D0) for odd addresses.

Wait states cannot be inserted.




Figure 6.7 16-Bit, 2-State Access Space Bus Timing (1) (Even Address Byte Access)




Figure 6.8 16-Bit, 2-State Access Space Bus Timing (2) (Odd Address Byte Access)




Figure 6.9 16-Bit, 2-State Access Space Bus Timing (3) (Word Access)

**16-Bit, 3-State Access Space:** Figures 6.10 to 6.12 show the bus timing for 16-bit, 3-state access space. When 16-bit access space is accessed, the upper data bus (D15 to D8) is used for even addresses and the lower data bus (D7 to D0) for odd addresses.

Wait states can be inserted.




Figure 6.10 16-Bit, 3-State Access Space Bus Timing (1) (Even Address Byte Access)




Figure 6.11 16-Bit, 3-State Access Space Bus Timing (2) (Odd Address Byte Access)




Figure 6.12 16-Bit, 3-State Access Space Bus Timing (3) (Word Access)

#### 6.4.5 Wait Control

When accessing external space, the MCU can extend the bus cycle by inserting one or more wait states  $(T_w)$ . There are three ways of inserting wait states: program wait insertion, pin wait insertion using the  $\overline{WAIT}$  pin, and a combination of the two.

## **Program Wait Mode**

In program wait mode, the number of  $T_w$  states specified by bits WC1 and WC0 are always inserted between the  $T_2$  and  $T_3$  states when external space is accessed.

#### Pin Wait Mode

In pin wait mode, the number of  $T_w$  states specified by bits WC1 and WC0 are always inserted between the  $T_2$  and  $T_3$  states when external space is accessed. If the  $\overline{WAIT}$  pin is low at the fall of  $\phi$  in the last  $T_2$  or  $T_w$  state, another  $T_w$  state is inserted. If the  $\overline{WAIT}$  pin is held low,  $T_w$  states are inserted until it goes high.

Pin wait mode is useful for inserting four or more wait states, or for changing the number of T<sub>w</sub> states for different external devices.

#### Pin Auto-Wait Mode

In pin auto-wait mode, if the  $\overline{WAIT}$  pin is low at the fall of  $\phi$  in the  $T_2$  state, the number of  $T_w$  states specified by bits WC1 and WC0 are inserted when external space is accessed. No additional  $T_w$  states are inserted even if the  $\overline{WAIT}$  pin remains low. Pin auto-wait mode can be used for an easy interface to low-speed memory, simply by routing the chip select signal to the  $\overline{WAIT}$  pin.

Figure 6.13 shows an example of wait state insertion timing.




Figure 6.13 Example of Wait State Insertion Timing

The settings after a reset are: 3-state access, insertion of 3 program wait states, and WAIT input disabled.

# **6.5** Burst ROM Interface

#### 6.5.1 Overview

With the H8S/2169 or H8S/2149, external space area 0 can be designated as burst ROM space, and burst ROM interfacing can be performed.

External space can be designated as burst ROM space by means of the BRSTRM bit in BCR. Consecutive burst accesses of a maximum of 4 words or 8 words can be performed for CPU instruction fetches only. One or two states can be selected for burst access.

# 6.5.2 Basic Timing

The number of states in the initial cycle (full access) of the burst ROM interface is in accordance with the setting of the AST bit. Also, when the AST bit is set to 1, wait state insertion is possible. One or two states can be selected for the burst cycle, according to the setting of the BRSTS1 bit in BCR. Wait states cannot be inserted.

When the BRSTS0 bit in BCR is cleared to 0, burst access of up to 4 words is performed; when the BRSTS0 bit is set to 1, burst access of up to 8 words is performed.

The basic access timing for burst ROM space is shown in figures 6.14 (a) and (b). The timing shown in figure 6.14 (a) is for the case where the AST and BRSTS1 bits are both set to 1, and that in figure 6.14 (b) is for the case where both these bits are cleared to 0.




Figure 6.14 (a) Example of Burst ROM Access Timing (When AST = BRSTS1 = 1)




Figure 6.14 (b) Example of Burst ROM Access Timing (When AST = BRSTS1 = 0)

#### 6.5.3 Wait Control

As with the basic bus interface, either program wait insertion or pin wait insertion using the  $\overline{\text{WAIT}}$  pin can be used in the initial cycle (full access) of the burst ROM interface. See section 6.4.5, Wait Control.

Wait states cannot be inserted in a burst cycle.

# 6.6 Idle Cycle

## 6.6.1 Operation

When the H8S/2169 or H8S/2149 chip accesses external space, it can insert a 1-state idle cycle  $(T_1)$  between bus cycles when a write cycle occurs immediately after a read cycle. By inserting an idle cycle it is possible, for example, to avoid data collisions between ROM, with a long output floating time, and high-speed memory, I/O interfaces, and so on.

If an external write occurs after an external read while the ICISO bit in BCR is set to 1, an idle cycle is inserted at the start of the write cycle. This is enabled in advanced mode and normal mode.

Figure 6.15 shows an example of the operation in this case. In this example, bus cycle A is a read cycle from ROM with a long output floating time, and bus cycle B is a CPU write cycle. In (a), an idle cycle is not inserted, and a collision occurs in cycle B between the read data from ROM and the CPU write data. In (b), an idle cycle is inserted, and a data collision is prevented.




Figure 6.15 Example of Idle Cycle Operation

# 6.6.2 Pin States in Idle Cycle

Table 6.5 shows pin states in an idle cycle.

**Table 6.5 Pin States in Idle Cycle** 

Pins	Pin State
A23 to A0, <del>IOS</del>	Contents of next bus cycle
D15 to D0	High impedance
ĀS	High
RD	High
HWR, LWR	High

# 6.7 Bus Arbitration

#### 6.7.1 Overview

The H8S/2169 or H8S/2149 has a bus arbiter that arbitrates bus master operations.

There are two bus masters, the CPU and the DTC, which perform read/write operations when they have possession of the bus. Each bus master requests the bus by means of a bus request signal. The bus arbiter determines priorities at the prescribed timing, and permits use of the bus by means of a bus request acknowledge signal. The selected bus master then takes possession of the bus and begins its operation.

### 6.7.2 Operation

The bus arbiter detects the bus masters' bus request signals, and if the bus is requested, sends a bus request acknowledge signal to the bus master making the request. If there are bus requests from both bus masters, the bus request acknowledge signal is sent to the one with the higher priority. When a bus master receives the bus request acknowledge signal, it takes possession of the bus until that signal is canceled.

The order of priority of the bus masters is as follows:

(High) DTC > CPU (Low)

# 6.7.3 Bus Transfer Timing

Even if a bus request is received from a bus master with a higher priority than that of the bus master that has acquired the bus and is currently operating, the bus is not necessarily transferred immediately. There are specific times at which each bus master can relinquish the bus.

**CPU:** The CPU is the lowest-priority bus master, and if a bus request is received from the DTC, the bus arbiter transfers the bus to the DTC. The timing for transfer of the bus is as follows:

- The bus is transferred at a break between bus cycles. However, if a bus cycle is executed in discrete operations, as in the case of a longword-size access, the bus is not transferred between the operations.
  - See appendix A.5, Bus States during Instruction Execution, for timings at which the bus is not transferred.
- If the CPU is in sleep mode, it transfers the bus immediately.

**DTC:** The DTC sends the bus arbiter a request for the bus when an activation request is generated.

The DTC does not release the bus until it has completed a series of processing operations.



# Section 7 Data Transfer Controller

# 7.1 Overview

The H8S/2169 or H8S/2149 includes a data transfer controller (DTC). The DTC can be activated by an interrupt or software, to transfer data.

#### 7.1.1 Features

- Transfer possible over any number of channels
  - Transfer information is stored in memory
  - One activation source can trigger a number of data transfers (chain transfer)
- Wide range of transfer modes
  - Normal, repeat, and block transfer modes available
  - Incrementing, decrementing, and fixing of transfer source and destination addresses can be selected
- Direct specification of 16-Mbyte address space possible
  - 24-bit transfer source and destination addresses can be specified
- Transfer can be set in byte or word units
- A CPU interrupt can be requested for the interrupt that activated the DTC
  - An interrupt request can be issued to the CPU after one data transfer ends
  - An interrupt request can be issued to the CPU after all specified data transfers have ended
- Activation by software is possible
- Module stop mode can be set
  - The initial setting enables DTC registers to be accessed. DTC operation is halted by setting module stop mode

### 7.1.2 Block Diagram

Figure 7.1 shows a block diagram of the DTC.

The DTC's register information is stored in the on-chip RAM\*. A 32-bit bus connects the DTC to the on-chip RAM (1 kbyte), enabling 32-bit/1-state reading and writing of the DTC register information.

Note: \* When the DTC is used, the RAME bit in SYSCR must be set to 1.




Figure 7.1 Block Diagram of DTC

#### **Register Configuration** 7.1.3

Table 7.1 summarizes the DTC registers.

Table 7.1 **DTC Registers** 

Name	Abbreviation	R/W	Initial Value	Address*1
DTC mode register A	MRA	*2	Undefined	*3
DTC mode register B	MRB	*2	Undefined	*3
DTC source address register	SAR	*2	Undefined	*3
DTC destination address register	DAR	*2	Undefined	*3
DTC transfer count register A	CRA	*2	Undefined	*3
DTC transfer count register B	CRB	*2	Undefined	*3
DTC enable registers	DTCER	R/W	H'00	H'FEEE to H'FEF2
DTC vector register	DTVECR	R/W	H'00	H'FEF3
Module stop control register	MSTPCRH	R/W	H'3F	H'FF86
	MSTPCRL	R/W	H'FF	H'FF87

Notes: 1. Lower 16 bits of the address.

- 2. Registers within the DTC cannot be read or written to directly.
- 3. Allocated to on-chip RAM addresses H'EC00 to H'EFFF as register information. They cannot be located in external memory space. When the DTC is used, do not clear the RAME bit in SYSCR to 0.

# 7.2 Register Descriptions

# 7.2.1 DTC Mode Register A (MRA)

Bit	7	6	5	4	3	2	1	0
	SM1	SM0	DM1	DM0	MD1	MD0	DTS	Sz
Initial value	Unde-							
	fined							
Read/Write	_				_	_		_

MRA is an 8-bit register that controls the DTC operating mode.

Bits 7 and 6—Source Address Mode 1 and 0 (SM1, SM0): These bits specify whether SAR is to be incremented, decremented, or left fixed after a data transfer.

Bit 7	Bit 6	
SM1	SM0	Description
0	_	SAR is fixed
1	0	SAR is incremented after a transfer (by 1 when Sz = 0; by 2 when Sz = 1)
	1	SAR is decremented after a transfer (by 1 when Sz = 0; by 2 when Sz = 1)

**Bits 5 and 4—Destination Address Mode 1 and 0 (DM1, DM0):** These bits specify whether DAR is to be incremented, decremented, or left fixed after a data transfer.

Bit 5	Bit 4	
DM1	DM0	Description
0	_	DAR is fixed
1	0	DAR is incremented after a transfer (by 1 when Sz = 0; by 2 when Sz = 1)
	1	DAR is decremented after a transfer (by 1 when Sz = 0; by 2 when Sz = 1)

Bits 3 and 2—DTC Mode (MD1, MD0): These bits specify the DTC transfer mode.

Bit 3	Bit 2	
MD1	MD0	Description
0	0	Normal mode
	1	Repeat mode
1	0	Block transfer mode
	1	

**Bit 1—DTC Transfer Mode Select (DTS):** Specifies whether the source side or the destination side is set to be a repeat area or block area, in repeat mode or block transfer mode.

## Bit 1

DTS	
0	Destination side is repeat area or block area
1	Source side is repeat area or block area

Bit 0—DTC Data Transfer Size (Sz): Specifies the size of data to be transferred.

### Bit 0

Sz	Description
0	Byte-size transfer
1	Word-size transfer

## 7.2.2 DTC Mode Register B (MRB)

Bit	7	6	5	4	3	2	1	0
	CHNE	DISEL			_	_	_	_
Initial value	Unde- fined							
Read/Write	—	—	—	—	—	—	—	—

MRB is an 8-bit register that controls the DTC operating mode.

**Bit 7—DTC Chain Transfer Enable (CHNE):** Specifies chain transfer. In chain transfer, multiple data transfers can be performed consecutively in response to a single transfer request. With data transfer for which CHNE is set to 1, there is no determination of the end of the specified number of transfers, clearing of the interrupt source flag, or clearing of DTCER.

Bit 7

CHNE	Description
0	End of DTC data transfer (activation waiting state is entered)
1	DTC chain transfer (new register information is read, then data is transferred)

**Bit 6—DTC Interrupt Select (DISEL):** Specifies whether interrupt requests to the CPU are disabled or enabled after a data transfer.

Bit 6

DISEL	
0	After a data transfer ends, the CPU interrupt is disabled unless the transfer counter is 0 (the DTC clears the interrupt source flag of the activating interrupt to 0)
1	After a data transfer ends, the CPU interrupt is enabled (the DTC does not clear the interrupt source flag of the activating interrupt to 0)

**Bits 5 to 0—Reserved:** In the chip these bits have no effect on DTC operation, and should always be written with 0.

#### DTC Source Address Register (SAR) 7.2.3

Bit	23	22	21	20	19	 4	3	2	1	0
Initial value	Unde-	Unde-	Unde-	Unde-	Unde-	 Unde-	Unde-	Unde-	Unde-	Unde-
	fined	fined	fined	fined	fined	fined	fined	fined	fined	fined
Read/write	_	_	_	_	_	 	_	_	_	_


SAR is a 24-bit register that designates the source address of data to be transferred by the DTC. For word-size transfer, specify an even source address.

#### DTC Destination Address Register (DAR) 7.2.4

Bit	23	22	21	20	19	 4	3	2	1	0
Initial value	Unde-	Unde-	Unde-	Unde-	Unde-	 Unde-	Unde-	Unde-	Unde-	Unde-
	fined	fined	fined	fined	fined	fined	fined	fined	fined	fined
Read/write	_	_	_	_	_	 _	_	_	_	_

DAR is a 24-bit register that designates the destination address of data to be transferred by the DTC. For word-size transfer, specify an even destination address.

## 7.2.5 DTC Transfer Count Register A (CRA)



CRA is a 16-bit register that designates the number of times data is to be transferred by the DTC.

In normal mode, the entire CRA register functions as a 16-bit transfer counter (1 to 65,536). It is decremented by 1 every time data is transferred, and transfer ends when the count reaches H'0000.

In repeat mode or block transfer mode, CRA is divided into two parts: the upper 8 bits (CRAH) and the lower 8 bits (CRAL). CRAH holds the number of transfers while CRAL functions as an 8-bit transfer counter (1 to 256). CRAL is decremented by 1 every time data is transferred, and the contents of CRAH are transferred when the count reaches H'00. This operation is repeated.

# 7.2.6 DTC Transfer Count Register B (CRB)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	Unde-															
	fined															
Read/Write	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_

CRB is a 16-bit register that designates the number of times data is to be transferred by the DTC in block transfer mode. It functions as a 16-bit transfer counter (1 to 65,536) that is decremented by 1 every time data is transferred, and transfer ends when the count reaches H'0000.

# 7.2.7 DTC Enable Registers (DTCER)

Bit	7	6	5	4	3	2	1	0
	DTCE7	DTCE6	DTCE5	DTCE4	DTCE3	DTCE2	DTCE1	DTCE0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

The DTC enable registers comprise five 8-bit readable/writable registers, DTCERA to DTCERE, with bits corresponding to the interrupt sources that can activate the DTC. These bits enable or disable DTC service for the corresponding interrupt sources.

The DTC enable registers are initialized to H'00 by a reset and in hardware standby mode.

# Bit n—DTC Activation Enable (DTCEn)

#### Bit n

DTCEn	Description	
0	DTC activation by interrupt is disabled	(Initial value)
	[Clearing conditions]	
	<ul> <li>When data transfer ends with the DISEL bit set to 1</li> </ul>	
	<ul> <li>When the specified number of transfers end</li> </ul>	
1	DTC activation by interrupt is enabled	
	[Holding condition]	
	When the DISEL bit is 0 and the specified number of transfers have	e not ended
		(n = 7  to  0)

A DTCE bit can be set for each interrupt source that can activate the DTC. The correspondence between interrupt sources and DTCE bits is shown in table 7.4, together with the vector number generated by the interrupt controller in each case.

For DTCE bit setting, read/write operations must be performed using bit-manipulation instructions such as BSET and BCLR. For the initial setting only, however, when multiple activation sources are set at one time, it is possible to disable interrupts and write after executing a dummy read on the relevant register.

# 7.2.8 DTC Vector Register (DTVECR)

Bit	7	6	5	4	3	2	1	0
	SWDTE	DTVEC6	DTVEC5	DTVEC4	DTVEC3	DTVEC2	DTVEC1	DTVEC0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/W						

Note: \* A value of 1 can always be written to the SWDTE bit, but 0 can only be written after 1 is read.

DTVECR is an 8-bit readable/writable register that enables or disables DTC activation by software, and sets a vector number for the software activation interrupt.

DTVECR is initialized to H'00 by a reset and in hardware standby mode.

**Bit 7—DTC Software Activation Enable (SWDTE):** Specifies enabling or disabling of DTC software activation. To clear the SWDTE bit by software, read SWDTE when set to 1, then write 0 in the bit.

Bit 7


SWDTE	Description	
0	DTC software activation is disabled	(Initial value)
	[Clearing condition]	
	When the DISEL bit is 0 and the specified number of transfers have not ended	
1	DTC software activation is enabled	
	[Holding conditions]	
	<ul> <li>When data transfer ends with the DISEL bit set to 1</li> </ul>	
	<ul> <li>When the specified number of transfers end</li> </ul>	
	During software-activated data transfer	

**Bits 6 to 0—DTC Software Activation Vectors 6 to 0 (DTVEC6 to DTVEC0):** These bits specify a vector number for DTC software activation.

The vector address is  $H'0400 + (vector number) \ll 1$  (where  $\ll 1$  indicates a 1-bit left shift). For example, if DTVEC6 to DTVEC0 = H'10, the vector address is H'0420.



### 7.2.9 Module Stop Control Register (MSTPCR)



MSTPCR, comprising two 8-bit readable/writable registers, performs module stop mode control.

When the MSTP14 bit in MSTPCR is set to 1, the DTC operation stops at the end of the bus cycle and a transition is made to module stop mode. Note that 1 cannot be written to the MSTP14 bit when the DTC is being activated. For details, see section 24.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not initialized in software standby mode.

MSTPCRH Bit 6—Module Stop (MSTP14): Specifies the DTC module stop mode.

# MSTPCRH Bit 6

MSTP14	Description	
0	DTC module stop mode is cleared	(Initial value)
1	DTC module stop mode is set	

# 7.3 Operation

#### 7.3.1 Overview

When activated, the DTC reads register information that is already stored in memory and transfers data on the basis of that register information. After the data transfer, it writes updated register information back to memory. Pre-storage of register information in memory makes it possible to transfer data over any required number of channels. Setting the CHNE bit to 1 makes it possible to perform a number of transfers with a single activation.

Figure 7.2 shows a flowchart of DTC operation.




Figure 7.2 Flowchart of DTC Operation

The DTC transfer mode can be normal mode, repeat mode, or block transfer mode.

The 24-bit SAR designates the DTC transfer source address and the 24-bit DAR designates the transfer destination address. After each transfer, SAR and DAR are independently incremented, decremented, or left fixed.

Table 7.2 outlines the functions of the DTC.

**Table 7.2 DTC Functions** 

				Addres	s Registers
Transfer	Mode	A	ctivation Source	Transfer Source	Transfer Destination
— Or by — Me or — Up • Repea — Or	al mode ne transfer request transfers one te or one word emory addresses are incremented decremented by 1 or 2 o to 65,536 transfers possible at mode ne transfer request transfers one te or one word emory addresses are incremented	•	IRQ FRT ICI, OCI 8-bit timer CMI Host interface IBF SCI TXI or RXI A/D converter ADI IIC IICI Software	24 bits	24 bits
or — Afi tra (1 an	decremented by 1 or 2 ter the specified number of ansfers to 256), the initial state resumes d operation continues transfer mode				
blo of — Blo wo — Up — A	ne transfer request transfers a cock the specified size cock size is from 1 to 256 bytes or ords to 65,536 transfers possible block area can be designated at ther the source or destination				

#### **7.3.2** Activation Sources

The DTC operates when activated by an interrupt or by a write to DTVECR by software (software activation). An interrupt request can be directed to the CPU or DTC, as designated by the corresponding DTCER bit. The interrupt request is directed to the DTC when the corresponding bit is set to 1, and to the CPU when the bit is cleared to 0.

At the end of one data transfer (or the last of the consecutive transfers in the case of chain transfer) the interrupt source or the corresponding DTCER bit is cleared. Table 7.3 shows activation sources and DTCER clearing.

The interrupt source flag for RXIO, for example, is the RDRF flag in SCIO.

Table 7.3 Activation Sources and DTCER Clearing

Activation Source	When DISEL Bit Is 0 and Specified Number of Transfers Have Not Ended	When DISEL Bit Is 1 or Specified Number of Transfers Have Ended
Software	SWDTE bit cleared to 0	SWDTE bit held at 1
activation		<ul> <li>Interrupt request sent to CPU</li> </ul>
Interrupt activation	<ul> <li>Corresponding DTCER bit held at 1</li> </ul>	<ul> <li>Corresponding DTCER bit cleared to 0</li> </ul>
	<ul> <li>Activation source flag cleared</li> </ul>	<ul> <li>Activation source flag held at 1</li> </ul>
	to 0	<ul> <li>Activation source interrupt request sent to CPU</li> </ul>

Figure 7.3 shows a block diagram of activation source control. For details see section 5, Interrupt Controller.




Figure 7.3 Block Diagram of DTC Activation Source Control

When an interrupt has been designated a DTC activation source, existing CPU mask level and interrupt controller priorities have no effect. If there is more than one activation source at the same time, the DTC is activated in accordance with the default priorities.

#### 7.3.3 DTC Vector Table

Figure 7.4 shows the correspondence between DTC vector addresses and register information.

Table 7.4 shows the correspondence between activation sources, vector addresses, and DTCER bits. When the DTC is activated by software, the vector address is obtained from: H'0400 + DTVECR[6:0] << 1 (where << 1 indicates a 1-bit left shift). For example, if DTVECR is H'10, the vector address is H'0420.

The DTC reads the start address of the register information from the vector address set for each activation source, and then reads the register information from that start address. The register information can be placed at predetermined addresses in the on-chip RAM. The start address of the register information should be an integral multiple of four.

The configuration of the vector address is the same in both normal and advanced modes, a 2-byte unit being used in both cases. These two bytes specify the lower bits of the address in the on-chip RAM.




Figure 7.4 Correspondence between DTC Vector Address and Register Information

Table 7.4 Interrupt Sources, DTC Vector Addresses, and Corresponding DTCEs

Interrupt Source	Origin of Interrupt Source	Vector Number	Vector Address	DTCE*	Priority
Write to DTVECR	Software	DTVECR (decimal indication)	H'0400 + DTVECR [6:0] << 1	_	High
IRQ0	External pin	16	H'0420	DTCEA7	_
IRQ1		17	H'0422	DTCEA6	_
IRQ2		18	H'0424	DTCEA5	_
IRQ3		19	H'0426	DTCEA4	_
ADI (A/D conversion end)	A/D	28	H'0438	DTCEA3	_
ICIA (FRT input capture A)	FRT	48	H'0460	DTCEA2	_
ICIB (FRT input capture B)		49	H'0462	DTCEA1	_
OCIA (FRT output compare A)		52	H'0468	DTCEA0	_
OCIB (FRT output compare B)		54	H'046A	DTCEB7	_
CMIA0 (TMR0 compare-match A)	TMR0	64	H'0480	DTCEB2	_
CMIB0 (TMR0 compare-match B)		65	H'0482	DTCEB1	_
CMIA1 (TMR1 compare-match A)	TMR1	68	H'0488	DTCEB0	_
CMIB1 (TMR1 compare-match B)		69	H'048A	DTCEC7	_
CMIAY (TMRY compare-match A)	TMRY	72	H'0490	DTCEC6	_
CMIBY (TMRY compare-match B)		73	H'0492	DTCEC5	_
IBF1 (IDR1 reception completed)	HIF	76	H'0498	DTCEC4	_
IBF2 (IDR2 reception completed)		77	H'049A	DTCEC3	_
RXI0 (reception completed 0)	SCI channel 0	81	H'04A2	DTCEC2	_
TXI0 (transmit data empty 0)		82	H'04A4	DTCEC1	_
RXI1 (reception completed 1)	SCI channel 1	85	H'04AA	DTCEC0	_
TXI1 (transmit data empty 1)		86	H'04AC	DTCED7	_
RXI2 (reception completed 2)	SCI channel 2	89	H'04B2	DTCED6	_
TXI2 (transmit data empty 2)		90	H'04B4	DTCED5	_
IICI0 (IIC0 1-byte transmission/ reception completed)	IIC0	92	H'04B8	DTCED4	_
IICI1 (IIC1 1-byte transmission/ reception completed)	IIC1	94	H'04BC	DTCED3	_
ERRI (transfer error etc.)	LPC	104	H'04D8	DTCEE3	_
IBFI1 (IDR1 reception completed)		105	H'04DA	DTCEE2	
IBFI2 (IDR2 reception completed)		106	H'04DC	DTCEE1	_
IBFI3 (IDR3 reception completed)		107	H'04DE	DTCEE0	Low

Note: \* DTCE bits with no corresponding interrupt are reserved, and should be written with 0.

# 7.3.4 Location of Register Information in Address Space

Figure 7.5 shows how the register information should be located in the address space.

Locate the MRA, SAR, MRB, DAR, CRA, and CRB registers, in that order, from the start address of the register information (vector address contents). In chain transfer, locate the register information in consecutive areas.

Locate the register information in the on-chip RAM (addresses: H'FFEC00 to H'FFEFFF).




Figure 7.5 Location of DTC Register Information in Address Space



# 7.3.5 Normal Mode

In normal mode, one operation transfers one byte or one word of data.

From 1 to 65,536 transfers can be specified. Once the specified number of transfers have ended, a CPU interrupt can be requested.

Table 7.5 lists the register information in normal mode and figure 7.6 shows memory mapping in normal mode.

**Table 7.5** Register Information in Normal Mode

Name	Abbreviation	Function
DTC source address register	SAR	Transfer source address
DTC destination address register	DAR	Transfer destination address
DTC transfer count register A	CRA	Transfer count
DTC transfer count register B	CRB	Not used




Figure 7.6 Memory Mapping in Normal Mode

#### Repeat Mode 7.3.6

In repeat mode, one operation transfers one byte or one word of data.

From 1 to 256 transfers can be specified. Once the specified number of transfers have ended, the initial address register state specified by the transfer counter and repeat area resumes and transfer is repeated. In repeat mode the transfer counter does not reach H'00, and therefore CPU interrupts cannot be requested when DISEL = 0.

Table 7.6 lists the register information in repeat mode and figure 7.7 shows memory mapping in repeat mode.

**Table 7.6 Register Information in Repeat Mode** 

Name	Abbreviation	Function
DTC source address register	SAR	Transfer source address
DTC destination address register	DAR	Transfer destination address
DTC transfer count register AH	CRAH	Holds number of transfers
DTC transfer count register AL	CRAL	Transfer count
DTC transfer count register B	CRB	Not used




Figure 7.7 Memory Mapping in Repeat Mode

Rev. 3.00 Jan 18, 2006 page 186 of 1044



#### 7.3.7 Block Transfer Mode

In block transfer mode, one operation transfers one block of data. Either the transfer source or the transfer destination is specified as a block area.

The block size is 1 to 256. When the transfer of one block ends, the initial state of the block size counter and the address register specified in the block area is restored. The other address register is successively incremented or decremented, or left fixed.

From 1 to 65,536 transfers can be specified. Once the specified number of transfers have ended, a CPU interrupt is requested.

Table 7.7 lists the register information in block transfer mode and figure 7.8 shows memory mapping in block transfer mode.

 Table 7.7
 Register Information in Block Transfer Mode

Name	Abbreviation	Function
DTC source address register	SAR	Transfer source address
DTC destination address register	DAR	Transfer destination address
DTC transfer count register AH	CRAH	Holds block size
DTC transfer count register AL	CRAL	Block size count
DTC transfer count register B	CRB	Transfer counter




Figure 7.8 Memory Mapping in Block Transfer Mode

#### 7.3.8 Chain Transfer

Setting the CHNE bit to 1 enables a number of data transfers to be performed consecutively in response to a single transfer request. SAR, DAR, CRA, CRB, MRA, and MRB, which define data transfers, can be set independently.

Figure 7.9 shows memory mapping for chain transfer.




Figure 7.9 Memory Mapping in Chain Transfer

In the case of transfer with CHNE set to 1, an interrupt request to the CPU is not generated at the end of the specified number of transfers or by setting of the DISEL bit to 1, and the interrupt source flag for the activation source is not affected.

# 7.3.9 Operation Timing

Figures 7.10 to 7.12 show examples of DTC operation timing.




Figure 7.10 DTC Operation Timing (Normal Mode or Repeat Mode)




Figure 7.11 DTC Operation Timing (Block Transfer Mode, with Block Size of 2)




Figure 7.12 DTC Operation Timing (Chain Transfer)

### 7.3.10 Number of DTC Execution States

Table 7.8 lists execution phases for a single DTC data transfer, and table 7.9 shows the number of states required for each execution phase.

**Table 7.8 DTC Execution Phases** 

Mode	Vector Read	Register Information Read/Write J	Data Read K	Data Write L	Internal Operation M
Normal	1	6	1	1	3
Repeat	1	6	1	1	3
Block transfer	1	6	N	N	3

N: Block size (initial setting of CRAH and CRAL)


**Table 7.9** Number of States Required for Each Execution Phase

Object of A		On- Chip RAM	On- Chip ROM	Intern Regis	nal I/O sters	Exter	nal Devi	ces		
Bus width			32	16	8	16	8	8	16	16
Access states			1	1	2	2	2	3	2	3
Execution phase	Vector read	Sı	_	1	_	_	4	6+2m	2	3+m
	Register information read/write	S <sub>J</sub>	1	_	_	_	_	_	_	_
	Byte data read	S <sub>K</sub>	1	1	2	2	2	3+m	2	3+m
	Word data read	S <sub>K</sub>	1	1	4	2	4	6+2m	2	3+m
	Byte data write	S <sub>L</sub>	1	1	2	2	2	3+m	2	3+m
	Word data write	S <sub>L</sub>	1	1	4	2	4	6+2m	2	3+m
	Internal operation	$S_{\scriptscriptstyle M}$	1	1	1	1	1	1	1	1

The number of execution states is calculated from the formula below. Note that  $\Sigma$  means the sum of all transfers activated by one activation event (the number for which the CHNE bit is set to one, plus 1).

Number of execution states = 
$$I \cdot S_1 + \Sigma (J \cdot S_1 + K \cdot S_K + L \cdot S_1) + M \cdot S_M$$

For example, when the DTC vector address table is located in on-chip ROM, normal mode is set, and data is transferred from the on-chip ROM to an internal I/O register, the time required for the DTC operation is 13 states. The time from activation to the end of the data write is 10 states.





### 7.3.11 Procedures for Using the DTC

**Activation by Interrupt:** The procedure for using the DTC with interrupt activation is as follows:

- 1. Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in the on-chip RAM.
- 2. Set the start address of the register information in the DTC vector address.
- 3. Set the corresponding bit in DTCER to 1.
- 4. Set the enable bits for the interrupt sources to be used as the activation sources to 1. The DTC is activated when an interrupt used as an activation source is generated.
- 5. After the end of one data transfer, or after the specified number of data transfers have ended, the DTCE bit is cleared to 0 and a CPU interrupt is requested. If the DTC is to continue transferring data, set the DTCE bit to 1.

**Activation by Software:** The procedure for using the DTC with software activation is as follows:

- 1. Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in the on-chip RAM.
- 2. Set the start address of the register information in the DTC vector address.
- 3. Check that the SWDTE bit is 0.
- 4. Write 1 in the SWDTE bit and the vector number to DTVECR.
- 5. Check the vector number written to DTVECR.
- 6. After the end of one data transfer, if the DISEL bit is 0 and a CPU interrupt is not requested, the SWDTE bit is cleared to 0. If the DTC is to continue transferring data, set the SWDTE bit to 1. When the DISEL bit is 1, or after the specified number of data transfers have ended, the SWDTE bit is held at 1 and a CPU interrupt is requested.

### 7.3.12 Examples of Use of the DTC

**Normal Mode:** An example is shown in which the DTC is used to receive 128 bytes of data via the SCI.

- 1. Set MRA to fixed source address (SM1 = SM0 = 0), incrementing destination address (DM1 = 1, DM0 = 0), normal mode (MD1 = MD0 = 0), and byte size (Sz = 0). The DTS bit can have any value. Set MRB for one data transfer by one interrupt (CHNE = 0, DISEL = 0). Set the SCI RDR address in SAR, the start address of the RAM area where the data will be received in DAR, and 128 (H'0080) in CRA. CRB can be set to any value.
- 2. Set the start address of the register information at the DTC vector address.
- 3. Set the corresponding bit in DTCER to 1.
- 4. Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the reception complete (RXI) interrupt. Since the generation of a receive error during the SCI reception operation will disable subsequent reception, the CPU should be enabled to accept receive error interrupts.
- 5. Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is set to 1, an RXI interrupt is generated, and the DTC is activated. The receive data is transferred from RDR to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF flag is automatically cleared to 0.
- 6. When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is held at 1, the DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. The interrupt handling routine should perform wrap-up processing.



**Software Activation:** An example is shown in which the DTC is used to transfer a block of 128 bytes of data by means of software activation. The transfer source address is H'1000 and the destination address is H'2000. The vector number is H'60, so the vector address is H'04C0.

- Set MRA to incrementing source address (SM1 = 1, SM0 = 0), incrementing destination address (DM1 = 1, DM0 = 0), block transfer mode (MD1 = 1, MD0 = 0), and byte size (Sz = 0). The DTS bit can have any value. Set MRB for one block transfer by one interrupt (CHNE = 0). Set the transfer source address (H'1000) in SAR, the destination address (H'2000) in DAR, and 128 (H'8080) in CRA. Set 1 (H'0001) in CRB.
- 2. Set the start address of the register information at the DTC vector address (H'04C0).
- 3. Check that the SWDTE bit in DTVECR is 0. Check that there is currently no transfer activated by software.
- 4. Write 1 to the SWDTE bit and the vector number (H'60) to DTVECR. The write data is H'E0.
- 5. Read DTVECR again and check that it is set to the vector number (H'60). If it is not, this indicates that the write failed. This is presumably because an interrupt occurred between steps 3 and 4 and led to a different software activation. To activate this transfer, go back to step 3.
- 6. If the write was successful, the DTC is activated and a block of 128 bytes of data is transferred.
- 7. After the transfer, an SWDTEND interrupt occurs. The interrupt handling routine should clear the SWDTE bit to 0 and perform other wrap-up processing.

# 7.4 Interrupts

An interrupt request is issued to the CPU when the DTC finishes the specified number of data transfers, or a data transfer for which the DISEL bit was set to 1. In the case of interrupt activation, the interrupt set as the activation source is generated. These interrupts to the CPU are subject to CPU mask level and interrupt controller priority level control.

In the case of activation by software, a software-activated data transfer end interrupt (SWDTEND) is generated.

When the DISEL bit is 1 and one data transfer has ended, or the specified number of transfers have ended, after data transfer ends, the SWDTE bit is held at 1 and an SWDTEND interrupt is generated. The interrupt handling routine should clear the SWDTE bit to 0.

When the DTC is activated by software, an SWDTEND interrupt is not generated during a data transfer wait or during data transfer even if the SWDTE bit is set to 1.

# 7.5 Usage Notes

**Module Stop:** When the MSTP14 bit in MSTPCR is set to 1, the DTC clock stops, and the DTC enters the module stop state. However, 1 cannot be written in the MSTP14 bit while the DTC is operating. When the DTC is placed in the module stop state, the DTCER registers must all be in the cleared state when the MSTP14 bit is set to 1.

**On-Chip RAM:** The MRA, MRB, SAR, DAR, CRA, and CRB registers are all located in on-chip RAM. When the DTC is used, the RAME bit in SYSCR must not be cleared to 0.

**DTCE Bit Setting:** For DTCE bit setting, read/write operations must be performed using bit-manipulation instructions such as BSET and BCLR. For the initial setting only, however, when multiple activation sources are set at one time, it is possible to disable interrupts and write after executing a dummy read on the relevant register.



# Section 8 I/O Ports

### 8.1 Overview

The H8S/2149 has ten I/O ports (ports 1 to 6, 8, 9, A, and B), and one input-only port (port 7).

For additional ports C to G in H8S/2169, see section 8.13, Additional Overview for H8S/2169.

Tables 8.1 is a summary of the port functions. The pins of each port also have other functions.

Each port includes a data direction register (DDR) that controls input/output (not provided for the input-only port) and data registers (DR, ODR) that store output data.

Ports 1 to 3, 6, A, and B have a built-in MOS input pull-up function. For ports A and B, the on/off status of the MOS input pull-up is controlled by DDR and ODR. Ports 1 to 3 and 6 have a MOS input pull-up control register (PCR), in addition to DDR and DR, to control the on/off status of the MOS input pull-ups.

Ports 1 to 6, 8, 9, A, and B can drive a single TTL load and 30 pF capacitive load. All the I/O ports can drive a Darlington transistor when in output mode. Ports 1 to 3 can drive an LED (10 mA sink current).

Port A input and output use by the VCCB power supply, which is independent of the  $V_{\rm cc}$  power supply. When the VCCB voltage is 5V, the pins on port A will be 5-V tolerant. PA4 to PA7 of port A have bus-buffer drive capability. P52 in port 5 and P97 in port 9 are NMOS push-pull outputs. P52 and P97 are thus 5-V tolerant, with DC characteristics that are dependent on the  $V_{\rm cc}$  voltage.

Table 8.1 H8S/2169 or H8S/2149 Port Functions

			Expan	ded Modes	Single-Chip Mode
Port	Description	Pins	Mode 1	Mode 2, Mode 3 (EXPE = 1)	Mode 2, Mode 3 (EXPE = 0)
Port 1	8-bit I/O port     Built-in MOS input pull-ups     LED drive capability	P17 to P10/ A7 to A0/ PW7 to PW0	Lower address output (A7 to A0)	When DDR = 0 (after reset): input port When DDR = 1: lower address output (A7 to A0) or PWM timer output (PW7 to PW0)	I/O port also functioning as PWM timer output (PW7 to PW0)
Port 2	8-bit I/O port     Built-in MOS input pull-ups     LED drive capability	P27/A15/PW15/ CBLANK P26/A14/PW14 P25/A13/PW13 P24/A12/PW12 P23/A11/PW11 P22/A10/PW10 P21/A9/PW9 P20/A8/PW8	Upper address output (A15 to A8)	When DDR = 0 (after reset): input port or timer connection output (CBLANK) When DDR = 1: upper address output (A15 to A8), PWM timer output (PW15 to PW12), timer connection output (CBLANK), or output ports (P27 to P24)	I/O port also functioning as PWM timer output (PW15 to PW8) and timer connection output (CBLANK)



			Expand	ded Modes	Single-Chip Mode			
Port	Description	Pins	Mode 1	Mode 2, Mode 3 (EXPE = 1)	Mode 2, Mode 3 (EXPE = 0)			
Port 3	8-bit I/O port     Built-in MOS input pull-ups     LED drive capability      8-bit I/O	P37/D15/HDB7/ SERIRQ P36/D14/HDB6/ LCLK P35/D13/HDB5/ LRESET P34/D12/HDB4/ LFRAME P33 to P30/ D11 to D8/ HDB3 to HDB0/ LAD3 to LAD0 P47/PWX1	I/O port also functioning as		as XBS data bus input/output (HDE HDB0) and LPC input/output (SEF LCLK, LRESET, LFRAME, LAD3 t LAD0)			
	port	P46/PWX0 P45/TMRI1/ HIRQ12/CSYNCI P44/TMO1/ HIRQ1/HSYNCO P43/TMCI1/ HIRQ11/HSYNCI P42/TMRI0/ SCK2/SDA1 P41/TMO0/ RxD2/IrRxD P40/TMCI0/ TxD2/IrTxD	14-bit PWM ti (PWX1, PWX and 1 input/ou	mer output 0), 8-bit timer 0 utput (TMCI0, 0, TMCI1, TMRI1, connection HSYNCO, (NCI), SCI2 TxD2, RxD2, nterface lrTxD, IrRxD), uterface 1	as 14-bit PWM timer output (PWX1, PWX0), 8-bit timer 0 and 1 input/output (TMCI0, TMRI0, TMO0, TMCI1, TMRI1, TMO1), timer connection input/output (HSYNCO, CSYNCI, HSYNCI), host interface (XBS) host CPU interrupt request output (HIRQ12, HIRQ1, HIRQ11), SCI2 input/output (TxD2, RxD2, SCK2), IrDA interface input/output (IrTxD, IrRxD), and I <sup>2</sup> C bus interface 1 input/output (SDA1)			
Port 5	• 3-bit I/O port	P52/SCK0/SCL0 P51/RxD0 P50/TxD0		unctioning as SCI0 and I <sup>2</sup> C bus interfa	D input/output (TxD0, ace 0 input/output			

			Expanded Modes		Single-Chip Mode
Port	Description	Pins	Mode 1	Mode 2, Mode 3 (EXPE = 1)	Mode 2, Mode 3 (EXPE = 0)
Port 6	• 8-bit I/O port	P67/IRQ7/TMOX/KIN7/CIN7 P66/IRQ6/FTOB/KIN6/CIN6 P65/FTID/KIN5/CIN5 P64/FTIC/KIN4/CIN4/CLAMPO P63/FTIB/KIN3/CIN3/VFBACKI P62/FTIA/TMIY/KIN2/CIN2/VSYNCI P61/FTOA/KIN1/CIN1/VSYNCO P60/FTCI/TMIX/KIN0/CIN0/HFBACKI	(IRQ7, IRQ6) FTIB, FTIC, F input/output ( input/output ( HFBACKI), ke	FRT input/output TID, FTOB), 8-bit TMOX, TMIX, TMI CLAMPO, VFBACI	Y), timer connection KI, VSYNCI, VSYNCO, input (KIN7 to KIN0), and
Port 7	• 8-bit input port	P77/AN7/DA1 P76/AN6/DA0 P75/AN5 P74/AN4 P73/AN3 P72/AN2 P71/AN1 P70/AN0			D converter analog input ranalog output (DA1,

			Expand	ded Modes	Single-Chip Mode
Port	Description	Pins	Mode 1	Mode 2, Mode 3 (EXPE = 1)	Mode 2, Mode 3 (EXPE = 0)
Port 8	• 7-bit I/O port	P86/IRQ5/SCK1/ SCL1 P85/IRQ4/RxD1 P84/IRQ3/TxD1 P83/LPCPD P82/HIFSD/ CLKRUN P81/CS2/GA20 P80/HA0/PME	ĪRQ4, ĪRQ3),	rupt input (IRQ5, SCI1 input/ RxD1, SCK1), Iterface 1	I/O port also functioning as external interrupt input (ĪRQ5, ĪRQ4, ĪRQ3), SCI1 input/output (TxD1, RxD1, SCK1), host interface (XBS) control input/output (CS2, GA20, HA0, HIFSD), host interface (LPC) control input/output (LPCPD, CLKRUN, GA20, PME), and I²C bus interface 1 input/output (SCL1)
Port 9	• 8-bit I/O port	P97/WAIT/SDA0	I/O port also f expanded dat input (WAIT) a interface 0 inp	a bus control	I/O port also functioning as I <sup>2</sup> C bus interface 0 input/output (SDA0)
		P96/φ/EXCL	When DDR = 0: input port or EXCL input When DDR = 1 (after reset): \$\phi\$ output	When DDR = 0 (a EXCL input When DDR = 1: ¢	after reset): input port or
		P95/AS/IOS/CS1 P94/HWR/IOW P93/RD/IOR	Expanded date output (AS/IO		I/O port also functioning as host interface (XBS) control input (CS1, IOW, IOR)

			Expan	ded Modes	Single-Chip Mode				
Port	Description	Pins	Mode 1	Mode 2, Mode 3 (EXPE = 1)	Mode 2, Mode 3 (EXPE = 0)				
Port 9	• 8-bit I/O port	P92/ <del>IRQ0</del> P91/ <del>IRQ1</del>	I/O port also f (IRQ0, IRQ1)	O port also functioning as external interrupt input RQ0, IRQ1)					
		P90/LWR/IRQ2/ ADTRG/ECS2	expanded date output (LWR) interrupt input		I/O port also functioning as external interrupt input (IRQ2), A/D converter external trigger input (ADTRG), and host interface (XBS) control input (ECS2)				
Port A	• 8-bit I/O port	PA7/A23/KIN15/ CIN15/PS2CD PA6/A22/KIN14/ CIN14/PS2CC PA5/A21/KIN13/ CIN13/PS2BD PA4/A20/KIN12/ CIN12/PS2BC PA3/A19/KIN11/ CIN11/PS2AD PA2/A18/KIN10/ CIN10/PS2AC PA1/A17/KIN9/ CIN9 PA0/A16/KIN8/ CIN8	I/O port also functioning as keysense interrupt input (KIN15 to KIN8), expansion A/D converter input (CIN15 to CIN8), and keyboard buffer controller input/output (PS2CD, PS2CC, PS2BD, PS2AD, PS2AC)	I/O port also functioning as address output (A23 to A16), key-sense interrupt input (KIN15 to KIN8), expansion A/D converter input (CIN15 to CIN8), and keyboard buffer controller input/output (PS2CD, PS2CC, PS2BD, PS2BC, PS2AD, PS2AC)	I/O port also functioning as key-sense interrupt input (KIN15 to KIN8), expansion A/D converter input (CIN15 to CIN8), and keyboard buffer controller input/output (PS2CD, PS2CC, PS2BD, PS2BC, PS2AD, PS2AC)				




			Expan	ded Modes	Single-Chip Mode		
Port	Description	Pins	Mode 1	Mode 2, Mode 3 (EXPE = 1)	Mode 2, Mode 3 (EXPE = 0)		
Port B	• 8-bit I/O port	PB7/D7/WUE7 PB6/D6/WUE6 PB5/D5/WUE5 PB4/D4/WUE4 PB3/D3/WUE3/ CS4 PB2/D2/WUE2/ CS3 PB1/D1/WUE1/ HIRQ4/LSCI PB0/D0/WUE0/ HIRQ3/LSMI	I/O port also f wakeup even (WUE7 to WU In 16-bit bus i	t interrupt input	I/O port also functioning as host interface (XBS) control input/output (CS3, CS4, HIRQ3, HIRQ4), host interface (LPC) control input/output (LSCI, LSMI), and wakeup event interrupt input (WUE7 to WUE0)		

# 8.2 Port 1

### 8.2.1 Overview

Port 1 is an 8-bit I/O port. Port 1 pins also function as address bus output function, and as 8-bit PWM output pins (PW7 to PW0). Port 1 functions change according to the operating mode. Port 1 has a built-in MOS input pull-up function that can be controlled by software.

Figure 8.1 shows the port 1 pin configuration.



**Figure 8.1 Port 1 Pin Functions** 

### 8.2.2 Register Configuration

Table 8.2 shows the port 1 register configuration.

**Table 8.2** Port 1 Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port 1 data direction register	P1DDR	W	H'00	H'FFB0
Port 1 data register	P1DR	R/W	H'00	H'FFB2
Port 1 MOS pull-up control register	P1PCR	R/W	H'00	H'FFAC

Note: \* Lower 16 bits of the address.

### **Port 1 Data Direction Register (P1DDR)**

Bit	7	6	5	4	3	2	1	0
	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P1DDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port 1. P1DDR cannot be read; if it is, an undefined value will be returned.

P1DDR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode. The address output pins maintain their output state in a transition to software standby mode.

#### Mode 1

The corresponding port 1 pins are address outputs, regardless of the P1DDR setting. In hardware standby mode, the address outputs go to the high-impedance state.

#### • Modes 2 and 3 (EXPE = 1)

The corresponding port 1 pins are address outputs or PWM outputs when P1DDR bits are set to 1, and input ports when cleared to 0.

#### • Modes 2 and 3 (EXPE = 0)

The corresponding port 1 pins are output ports or PWM outputs when P1DDR bits are set to 1, and input ports when cleared to 0.

Port 1 Data Register (P1DR)

Bit	7	6	5	4	3	2	1	0
	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR
Initial value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P1DR is an 8-bit readable/writable register that stores output data for the port 1 pins (P17 to P10). If a port 1 read is performed while P1DDR bits are set to 1, the P1DR values are read directly, regardless of the actual pin states. If a port 1 read is performed while P1DDR bits are cleared to 0, the pin states are read.

P1DR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

Port 1 MOS Pull-Up Control Register (P1PCR)

Bit	7	6	5	4	3	2	1	0
	P17PCR	P16PCR	P15PCR	P14PCR	P13PCR	P12PCR	P11PCR	P10PCR
Initial value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P1PCR is an 8-bit readable/writable register that controls the port 1 built-in MOS input pull-ups on a bit-by-bit basis.

In modes 2 and 3, the MOS input pull-up is turned on when a P1PCR bit is set to 1 while the corresponding P1DDR bit is cleared to 0 (input port setting).

P1PCR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

#### 8.2.3 Pin Functions in Each Mode

**Mode 1:** In mode 1, port 1 pins automatically function as address outputs. The port 1 pin functions are shown in figure 8.2.




Figure 8.2 Port 1 Pin Functions (Mode 1)

**Modes 2 and 3 (EXPE = 1):** In modes 2 and 3 (when EXPE = 1), port 1 pins function as address outputs, PWM outputs, or input ports, and input or output can be specified on a bit-by-bit basis. When a bit in P1DDR is set to 1, the corresponding pin functions as an address output or PWM output, and when cleared to 0, as an input port.

The port 1 pin functions are shown in figure 8.3.




Figure 8.3 Port 1 Pin Functions (Modes 2 and 3 (EXPE = 1))

**Modes 2 and 3 (EXPE = 0):** In modes 2 and 3 (when EXPE = 0), port 1 pins function as PWM outputs or I/O ports, and input or output can be specified on a bit-by-bit basis. When a bit in P1DDR is set to 1, the corresponding pin functions as a PWM output or output port, and when cleared to 0, as an input port.

The port 1 pin functions are shown in figure 8.4.




Figure 8.4 Port 1 Pin Functions (Modes 2 and 3 (EXPE = 0))

# 8.2.4 MOS Input Pull-Up Function

Port 1 has a built-in MOS input pull-up function that can be controlled by software. This MOS input pull-up function can be used in modes 2 and 3, and can be specified as on or off on a bit-by-bit basis.

When a P1DDR bit is cleared to 0 in mode 2 or 3, setting the corresponding P1PCR bit to 1 turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a reset and in hardware standby mode. The prior state is retained in software standby mode.

Table 8.3 summarizes the MOS input pull-up states.

**Table 8.3** MOS Input Pull-Up States (Port 1)

Mode	Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
1	Off	Off	Off	Off
2, 3	Off	Off	On/Off	On/Off

Legend:

Off: MOS input pull-up is always off.

On/Off: On when P1DDR = 0 and P1PCR = 1; otherwise off.

# 8.3 Port 2

### 8.3.1 Overview

Port 2 is an 8-bit I/O port. Port 2 pins also function as address bus output function, 8-bit PWM output pins (PW15 to PW8), and the timer connection output pin (CBLANK). Port 2 functions change according to the operating mode. Port 2 has a built-in MOS input pull-up function that can be controlled by software.

Figure 8.5 shows the port 2 pin configuration.




Figure 8.5 Port 2 Pin Functions

### 8.3.2 Register Configuration

Table 8.4 shows the port 2 register configuration.

**Table 8.4** Port 2 Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port 2 data direction register	P2DDR	W	H'00	H'FFB1
Port 2 data register	P2DR	R/W	H'00	H'FFB3
Port 2 MOS pull-up control register	P2PCR	R/W	H'00	H'FFAD

Note: \* Lower 16 bits of the address.

### Port 2 Data Direction Register (P2DDR)

Bit	7	6	5	4	3	2	1	0
	P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P2DDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port 2. P2DDR cannot be read; if it is, an undefined value will be returned.

P2DDR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode. The address output pins maintain their output state in a transition to software standby mode.

#### Mode 1

The corresponding port 2 pins are address outputs, regardless of the P2DDR setting. In hardware standby mode, the address outputs go to the high-impedance state.

#### • Modes 2 and 3 (EXPE = 1)

The corresponding port 2 pins are address outputs or PWM outputs when P2DDR bits are set to 1, and input ports when cleared to 0. P27 to P24 are switched from address outputs to output ports by setting the IOSE bit to 1.

P27 can be used as an on-chip supporting module output pin regardless of the P27DDR setting, but to ensure normal access to external space, P27 should not be set as an on-chip supporting module output pin when port 2 pins are used as address output pins.

• Modes 2 and 3 (EXPE = 0)

The corresponding port 2 pins are output ports or PWM outputs when P2DDR bits are set to 1, and input ports when cleared to 0.

P27 can be used as an on-chip supporting module output pin regardless of the P27DDR setting.

### Port 2 Data Register (P2DR)

Bit	7	6	5	4	3	2	1	0
	P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR	P20DR
Initial value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P2DR is an 8-bit readable/writable register that stores output data for the port 2 pins (P27 to P20). If a port 2 read is performed while P2DDR bits are set to 1, the P2DR values are read directly, regardless of the actual pin states. If a port 2 read is performed while P2DDR bits are cleared to 0, the pin states are read.

P2DR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

### Port 2 MOS Pull-Up Control Register (P2PCR)

Bit	7	6	5	4	3	2	1	0
	P27PCR	P26PCR	P25PCR	P24PCR	P23PCR	P22PCR	P21PCR	P20PCR
Initial value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P2PCR is an 8-bit readable/writable register that controls the port 2 built-in MOS input pull-ups on a bit-by-bit basis.

In modes 2 and 3, the MOS input pull-up is turned on when a P2PCR bit is set to 1 while the corresponding P2DDR bit is cleared to 0 (input port setting).

P2PCR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

#### 8.3.3 Pin Functions in Each Mode

**Mode 1:** In mode 1, port 2 pins automatically function as address outputs. The port 2 pin functions are shown in figure 8.6.




Figure 8.6 Port 2 Pin Functions (Mode 1)

**Modes 2 and 3 (EXPE = 1):** In modes 2 and 3 (when EXPE = 1), port 2 pins function as address outputs, PWM outputs, or I/O ports, and input or output can be specified on a bit-by-bit basis. When a bit in P2DDR is set to 1, the corresponding pin functions as an address output or PWM output, and when cleared to 0, as an input port. P27 to P24 are switched from address outputs to output ports by setting the IOSE bit to 1. P27 can be used as an on-chip supporting module output pin regardless of the P27DDR setting, but to ensure normal access to external space, P27 should not be set as an on-chip supporting module output pin when port 2 pins are used as address output pins.

The port 2 pin functions are shown in figure 8.7.




Figure 8.7 Port 2 Pin Functions (Modes 2 and 3 (EXPE = 1))

**Modes 2 and 3 (EXPE = 0):** In modes 2 and 3 (when EXPE = 0), port 2 pins function as PWM outputs (timer connection output (CBLANK)) or I/O ports, and input or output can be specified on a bit-by-bit basis. When a bit in P2DDR is set to 1, the corresponding pin functions as a PWM output or output port, and when cleared to 0, as an input port. P27 can be used as an on-chip supporting module output pin regardless of the P27DDR setting.

The port 2 pin functions are shown in figure 8.8.




Figure 8.8 Port 2 Pin Functions (Modes 2 and 3 (EXPE = 0))

### 8.3.4 MOS Input Pull-Up Function

Port 2 has a built-in MOS input pull-up function that can be controlled by software. This MOS input pull-up function can be used in modes 2 and 3, and can be specified as on or off on a bit-by-bit basis

When a P2DDR bit is cleared to 0 in mode 2 or 3, setting the corresponding P2PCR bit to 1 turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a reset and in hardware standby mode. The prior state is retained in software standby mode.

Table 8.5 summarizes the MOS input pull-up states.

**Table 8.5** MOS Input Pull-Up States (Port 2)

Mode	Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
1	Off	Off	Off	Off
2, 3	Off	Off	On/Off	On/Off

Legend:

Off: MOS input pull-up is always off.

On/Off: On when P2DDR = 0 and P2PCR = 1; otherwise off.

### 8.4 Port 3

#### 8.4.1 Overview

Port 3 is an 8-bit I/O port. Port 3 pins also have host interface (LPC) input/output (SERIRQ, LCLK, LRESET, LFRAME, LAD3 to LAD0), host interface (XBS) data bus input/output (HDB7 to HDB0), and as data bus I/O pins. Port 3 functions change according to the operating mode. Port 3 has a built-in MOS input pull-up function that can be controlled by software.

Figure 8.9 shows the port 3 pin configuration.




Figure 8.9 Port 3 Pin Functions



### 8.4.2 Register Configuration

Table 8.6 shows the port 3 register configuration.

**Table 8.6** Port 3 Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port 3 data direction register	P3DDR	W	H'00	H'FFB4
Port 3 data register	P3DR	R/W	H'00	H'FFB6
Port 3 MOS pull-up control register	P3PCR	R/W	H'00	H'FFAE

Note: \* Lower 16 bits of the address.

## Port 3 Data Direction Register (P3DDR)

Bit	7	6	5	4	3	2	1	0
	P37DDR	P36DDR	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P3DDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port 3. P3DDR cannot be read; if it is, an undefined value will be returned.

P3DDR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

• Mode 1, modes 2 and 3 (EXPE = 1)

The input/output direction specified by P3DDR is ignored, and pins automatically function as data I/O pins.

After a reset, and in hardware standby mode or software standby mode, the data I/O pins go to the high-impedance state.

• Modes 2 and 3 (EXPE = 0)

The corresponding port 3 pins are output ports when P3DDR bits are set to 1, and input ports when cleared to 0.

RENESAS

Port 3 Data Register (P3DR)

Bit	7	6	5	4	3	2	1	0
	P37DR	P36DR	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

P3DR is an 8-bit readable/writable register that stores output data for the port 3 pins (P37 to P30). If a port 3 read is performed while P3DDR bits are set to 1, the P3DR values are read directly, regardless of the actual pin states. If a port 3 read is performed while P3DDR bits are cleared to 0, the pin states are read.

P3DR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

Port 3 MOS Pull-Up Control Register (P3PCR)

Bit	7	6	5	4	3	2	1	0
	P37PCR	P36PCR	P35PCR	P34PCR	P33PCR	P32PCR	P31PCR	P30PCR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

P3PCR is an 8-bit readable/writable register that controls the port 3 built-in MOS input pull-ups on a bit-by-bit basis.

In modes 2 and 3 (when EXPE = 0), the MOS input pull-up is turned on when a P3PCR bit is set to 1 while the corresponding P3DDR bit is cleared to 0 (input port setting).

P3PCR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

The MOS input pull-up function cannot be used when the host interface is enabled.



#### **8.4.3** Pin Functions in Each Mode

**Mode 1, modes 2 and 3 (EXPE = 1):** In mode 1, modes 2 and 3 (when EXPE = 1), port 3 pins automatically function as data I/O pins. It is recommended that all the host interface enable bits multiplexed as port 3 bits in single-chip mode (bit HI12E in SYSCR2 and bits LPC3E to LPC1E in HICR0) be cleared to 0. The port 3 pin functions are shown in figure 8.10.




Figure 8.10 Port 3 Pin Functions (Modes 1 to 3 (EXPE = 1))

**Modes 2 and 3 (EXPE = 0):** In modes 2 and 3 (when EXPE = 0), port 3 functions as host interface (LPC) I/O pins (SERIRQ, LCLK, LRESET, LFRAME, LAD3 to LAD0), as host interface (XBS) data bus I/O pins (HDB7 to HDB0), or as an I/O port. The priority order for pin function settings is: LPC, XBS, I/O port.

When at least one of bits LPC3E to LPC1E is set to 1 in HICR0, port 3 functions as host interface (LPC) I/O pins. Even in this state, it is recommended that the HI12E bit be cleared to 0 in SYSCR2. P3DR and P3DDR should be cleared to H'00.

When the HI12E bit is set to 1 in SYSCR2, port 3 functions as the host interface (XBS) data bus. In this case, P3DR and P3DDR should be cleared to H'00.

When bits LPC3E to LPC1E and HI12E are all cleared to 0, port 3 functions as an I/O port, and input or output can be specified on a bit-by-bit basis. When a bit in P3DDR is set to 1, the corresponding pin functions as an output port, and when cleared to 0, as an input port.

The port 3 pin functions are shown in figure 8.11.




Figure 8.11 Port 3 Pin Functions (Modes 2 and 3 (EXPE = 0))

#### 8.4.4 **MOS Input Pull-Up Function**

Port 3 has a built-in MOS input pull-up function that can be controlled by software. This MOS input pull-up function can be used in modes 2 and 3 (when EXPE = 0), and can be specified as on or off on a bit-by-bit basis.

When a P3DDR bit is cleared to 0 in mode 2 or 3 (when EXPE = 0), setting the corresponding P3PCR bit to 1 turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a reset and in hardware standby mode. The prior state is retained in software standby mode.

Table 8.7 summarizes the MOS input pull-up states.

**Table 8.7 MOS Input Pull-Up States (Port 3)** 

Mode	Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
1, 2 and 3 (EXPE = 1)	Off	Off	Off	Off
2, 3 (EXPE = 0)	Off	Off	On/Off	On/Off

Legend:

Off: MOS input pull-up is always off.

On/Off: On when P3DDR = 0 and P3PCR = 1; otherwise off.



# 8.5 Port 4

#### 8.5.1 Overview

Port 4 is an 8-bit I/O port. Port 4 pins also function as 14-bit PWM output pins (PWX1, PWX0), 8-bit timer 0 and 1 (TMR0, TMR1) I/O pins (TMCI0, TMRI0, TMO0, TMCI1, TMRI1, TMO1), timer connection I/O pins (CSYNCI, HSYNCI, HSYNCO), SCI2 I/O pins (TxD2, RxD2, SCK2), IrDA interface I/O pins (IrTxD, IrRxD), host interface (XBS) output pins (HIRQ12, HIRQ1, HIRQ11), and the IIC1 I/O pin (SDA1). Port 4 pin functions are the same in all operating modes.

Figure 8.12 shows the port 4 pin configuration.




Figure 8.12 Port 4 Pin Functions

# 8.5.2 Register Configuration

Table 8.8 shows the port 4 register configuration.

Table 8.8 Port 4 Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port 4 data direction register	P4DDR	W	H'00	H'FFB5
Port 4 data register	P4DR	R/W	H'00	H'FFB7

Note: \* Lower 16 bits of the address.

Port 4 Data Direction Register (P4DDR)

Bit	7	6	5	4	3	2	1	0
	P47DDR	P46DDR	P45DDR	P44DDR	P43DDR	P42DDR	P41DDR	P40DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P4DDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port 4. P4DDR cannot be read; if it is, an undefined value will be returned.

When a bit in P4DDR is set to 1, the corresponding pin functions as an output port, and when cleared to 0, as an input port.


P4DDR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode. As 14-bit PWM and SCI2 are initialized in software standby mode, the pin states are determined by the TMR0, TMR1, XBS, IIC1, P4DDR, and P4DR specifications.

### Port 4 Data Register (P4DR)

Bit	7	6	5	4	3	2	1	0
	P47DR	P46DR	P45DR	P44DR	P43DR	P42DR	P41DR	P40DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

P4DR is an 8-bit readable/writable register that stores output data for the port 4 pins (P47 to P40). If a port 4 read is performed while P4DDR bits are set to 1, the P4DR values are read directly, regardless of the actual pin states. If a port 4 read is performed while P4DDR bits are cleared to 0, the pin states are read.

P4DR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.





### **8.5.3** Pin Functions

Port 4 pins also function as 14-bit PWM output pins (PWX1, PWX0), 8-bit timer 0 and 1 (TMR0, TMR1) I/O pins (TMCI0, TMRI0, TMO0, TMCI1, TMRI1, TMO1), timer connection I/O pins (CSYNCI, HSYNCI, HSYNCO), SCI2 I/O pins (TxD2, RxD2, SCK2), IrDA interface I/O pins (IrTxD, IrRxD), host interface (XBS) output pins (HIRQ12, HIRQ1, HIRQ11), and the IIC1 I/O pin (SDA1). The port 4 pin functions are shown in table 8.9.

**Table 8.9 Port 4 Pin Functions** 

Pin	Selection Method and Pin Functions						
P47/PWX1	The pin function is switched as shown below according to the combination of bit OEB in DACR of 14-bit PWM, and bit P47DDR.						
	OEB	(	1				
	P47DDR	0	1	_			
	Pin function	P47 input pin	P47 output pin	PWX1 output pin			
P46/PWX0	The pin function is switched as shown below according to the combination of bit OEA in DACR of 14-bit PWM, and bit P46DDR.						
	OEA	(	1				
	P46DDR	0	1	_			
	Pin function	P46 input pin	P46 output pin	PWX0 output pin			
P45/TMRI1/ The pin function is switched as shown below according to the combination bit HI2/CSYNCI bit HI12E in SYSCR2, and bit P45DDR.							
	P45DDR 0 1						
	HI12E	_	0	1			
	Pin function	P45 input pin	P45 output pin	HIRQ12 output pin			
		TMRI1 input pin, CSYNCI input pin					

When bits CCLR1 and CCLR0 in TCR1 of TMR1 are set to 1, this pin is used as the TMRI1 input pin. It can also be used as the CSYNCI input pin.

### Pin

#### Selection Method and Pin Functions

### P44/TMO1/ HIRQ1/HSYNCO

The pin function is switched as shown below according to the combination of bit HI12E in SYSCR2, bits OS3 to OS0 in TCSR of TMR1, bit HOE in TCONRO of the timer connection function, and bit P44DDR.

HOE		1			
OS3 to OS0	All 0			Not all 0	_
P44DDR	0	,	I	_	_
HI12E	_	0 1		_	_
Pin function	P44 input pin	P44 output pin	HIRQ1 output pin	TMO1 output pin	HSYNCO output pin

### P43/TMCI1/ HIRQ11/HSYNCI

The pin function is switched as shown below according to the combination of bit HI12E in SYSCR2 and bit P43DDR.

P43DDR	0	1				
HI12E	_	0	1			
Pin function	P43 input pin	P43 output pin	HIRQ11 output pin			
	TMCI1 input pin, HSYNCI input pin					

When an external clock is selected with bits CKS2 to CKS0 in TCR1 of TMR1, this pin is used as the TMCI1 input pin. It can also be used as the HSYNCI input pin.

### P42/TMRI0/ SCK2/SDA1

The pin function is switched as shown below according to the combination of bit ICE in ICCR of IIC1, bits CKE1 and CKE0 in SCR of SCI2, bit C/Ā in SMR of SCI2, and bit P42DDR.

ICE		1				
CKE1		(	1	0		
C/A		0		1	_	0
CKE0	(	)	1	_	_	0
P42DDR	0	1	_	_	_	_
Pin function	P42 input pin	P42 output pin	SCK2 output pin	SCK2 output pin	SCK2 input pin	SDA1 I/O pin
	TMRI0 input pin					

When this pin is used as the SDA1 I/O pin, bits CKE1 and CKE0 in SCR of SCI2 and bit  $C/\overline{A}$  in SMR of SCI2 must all be cleared to 0. SDA1 is an NMOS-only output, and has direct bus drive capability.

When bits CCLR1 and CCLR0 in TCR0 of TMR0 are set to 1, this pin is used as the TMRI0 input pin.

## **Selection Method and Pin Functions**

## P41/TMO0/RxD2/ IrRxD

The pin function is switched as shown below according to the combination of bits OS3 to OS0 in TCSR of TMR0, bit RE in SCR of SCI2 and bit P41DDR.

OS3 to OS0		Not all 0		
RE	(	)	1	0
P41DDR	0	1	_	_
Pin function	P41 input pin	P41 output pin	RxD2/IrRxD input pin	TMO0 output pin

When this pin is used as the TMO0 output pin, bit RE in SCR of SCI2 must be cleared to 0.

# IrTxD

P40/TMCI0/TxD2/ The pin function is switched as shown below according to the combination of bit TE in SCR of SCI2 and bit P40DDR.

TE	(	1				
P40DDR	0	1	_			
Pin function	P40 input pin	P40 output pin	TxD2/IrTxD output pin			
	TMCI0 input pin					

When an external clock is selected with bits CKS2 to CKS0 in TCR0 of TMR0, this pin is used as the TMCI0 input pin.

#### 8.6 Port 5

#### 8.6.1 Overview

Port 5 is a 3-bit I/O port. Port 5 pins also function as SCI0 I/O pins (TxD0, RxD0, SCK0), and the IIC0 I/O pin (SCL0). P52 and SCK0 are NMOS push-pull outputs, and SCL0 is an NMOS opendrain output. Port 5 pin functions are the same in all operating modes.

Figure 8.13 shows the port 5 pin configuration.




Figure 8.13 Port 5 Pin Functions

#### 8.6.2 **Register Configuration**

Table 8.10 shows the port 5 register configuration.

Table 8.10 Port 5 Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port 5 data direction register	P5DDR	W	H'F8	H'FFB8
Port 5 data register	P5DR	R/W	H'F8	H'FFBA

Note: Lower 16 bits of the address.



## Port 5 Data Direction Register (P5DDR)

Bit	7	6	5	4	3	2	1	0
	_	_	_	_	_	P52DDR	P51DDR	P50DDR
Initial value	1	1	1	1	1	0	0	0
Read/Write	_	_	_	_	_	W	W	W

P5DDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port 5. P5DDR cannot be read; if it is, an undefined value will be returned. Bits 7 to 3 are reserved.

Setting a P5DDR bit to 1 makes the corresponding port 5 pin an output pin, while clearing the bit to 0 makes the pin an input pin.

P5DDR is initialized to HF8 by a reset and in hardware standby mode. It retains its prior state in software standby mode. As SCI0 is initialized, the pin states are determined by the IIC0 ICCR, P5DDR, and P5DR specifications.

## Port 5 Data Register (P5DR)

Bit	7	6	5	4	3	2	1	0
	_	_	_	_	_	P52DR	P51DR	P50DR
Initial value	1	1	1	1	1	0	0	0
Read/Write	_	_	_	_	_	R/W	R/W	R/W

P5DR is an 8-bit readable/writable register that stores output data for the port 5 pins (P52 to P50). If a port 5 read is performed while P5DDR bits are set to 1, the P5DR values are read directly, regardless of the actual pin states. If a port 5 read is performed while P5DDR bits are cleared to 0, the pin states are read.

Bits 7 to 3 are reserved; they cannot be modified and are always read as 1.

P5DR is initialized to H'F8 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

#### **8.6.3** Pin Functions

Port 5 pins also function as SCI0 I/O pins (TxD0, RxD0, SCK0) and the IIC0 I/O pin (SCL0). The port 5 pin functions are shown in table 8.11.

**Table 8.11 Port 5 Pin Functions** 

#### Pin Selection Method and Pin Functions

#### P52/SCK0/SCL0

The pin function is switched as shown below according to the combination of bits CKE1 and CKE0 in SCR of SCI0, bit C/A in SMR of SCI0, bit ICE in ICCR of IIC0, and bit P52DDR.

ICE		0							
CKE1		0 1							
C/A		0		1	_	0			
CKE0	(	)	1	_	_	0			
P52DDR	0 1		_	_	_	_			
Pin function	P52 input pin	P52 output pin	SCK0 output pin	SCK0 output pin	SCK0 input pin	SCL0 I/O pin			

When this pin is used as the SCL0 I/O pin, bits CKE1 and CKE0 in SCR of SCI0 and bit  $C/\overline{A}$  in SMR of SCI0 must all be cleared to 0.

SCL0 is an NMOS open-drain output, and has direct bus drive capability.

When set as the P52 output pin or SCK0 output pin, this pin is an NMOS pushpull output.

## P51/RxD0

The pin function is switched as shown below according to the combination of bit RE in SCR of SCI0 and bit P51DDR.

RE	(	1	
P51DDR	0	1	_
Pin function	P51 input pin	P51 output pin	RxD0 input pin

## P50/TxD0

The pin function is switched as shown below according to the combination of bit TE in SCR of SCI0 and bit P50DDR.

TE	(	1	
P50DDR	0	_	
Pin function	P50 input pin	P50 output pin	TxD0 output pin

# 8.7 Port 6

#### 8.7.1 Overview

Port 6 is an 8-bit I/O port. Port 6 pins also function as the 16-bit free-running timer (FRT) I/O pins (FTOA, FTOB, FTIA to FTID, FTCI), timer X (TMRX) I/O pins (TMOX, TMIX), the timer Y (TMRY) input pin (TMIY), timer connection I/O pins (HFBACKI, VSYNCI, VSYNCO, VFBACKI, CLAMPO), key-sense interrupt input pins (KIN7 to KIN0), expansion A/D converter input pins (CIN7 to CIN0), and external interrupt input pins (TRQ7, TRQ6). The port 6 input level can be switched in four stages. Port 6 pin functions are the same in all operating modes.

Figure 8.14 shows the port 6 pin configuration.




Figure 8.14 Port 6 Pin Functions

## 8.7.2 Register Configuration

Table 8.12 shows the port 6 register configuration.

Table 8.12 Port 6 Registers

Name	Abbreviation	R/W	Initial Value	Address*1
Port 6 data direction register	P6DDR	W	H'00	H'FFB9
Port 6 data register	P6DR	R/W	H'00	H'FFBB
Port 6 MOS pull-up control register	KMPCR	R/W	H'00	H'FFF2*2
System control register	SYSCR2	R/W	H'00	H'FF83

Notes: 1. Lower 16 bits of the address.

KMPCR has the same address as TICRR/TCORAY of TMRX/TMRY. To select KMPCR, set the HIE bit to 1 in SYSCR and set the MSTP2 bit to 0 in MSTPCRL.

# Port 6 Data Direction Register (P6DDR)

Bit	7	6	5	4	3	2	1	0
	P67DDR	P66DDR	P65DDR	P64DDR	P63DDR	P62DDR	P61DDR	P60DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P6DDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port 6. P6DDR cannot be read; if it is, an undefined value will be returned.

Setting a P6DDR bit to 1 makes the corresponding port 6 pin an output pin, while clearing the bit to 0 makes the pin an input pin.

P6DDR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

## Port 6 Data Register (P6DR)

Bit	7	6	5	4	3	2	1	0
	P67DR	P66DR	P65DR	P64DR	P63DR	P62DR	P61DR	P60DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

P6DR is an 8-bit readable/writable register that stores output data for the port 6 pins (P67 to P60). If a port 6 read is performed while P6DDR bits are set to 1, the P6DR values are read directly, regardless of the actual pin states. If a port 6 read is performed while P6DDR bits are cleared to 0, the pin states are read.

P6DR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

# Port 6 MOS Pull-Up Control Register (KMPCR)

Bit	7	6	5	4	3	2	1	0
	KM7PCR	KM6PCR	KM5PCR	KM4PCR	KM3PCR	KM2PCR	KM1PCR	KM0PCR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

KMPCR is an 8-bit readable/writable register that controls the port 6 built-in MOS input pull-ups on a bit-by-bit basis.

The MOS input pull-up is turned on when a KMPCR bit is set to 1 while the corresponding P6DDR bit is cleared to 0 (input port setting).

KMPCR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

# System Control Register 2 (SYSCR2)

Bit	7	6	5	4	3	2	1	0
	KWUL1	KWUL0	P6PUE	_	SDE	CS4E	CS3E	HI12E
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W

SYSCR2 is an 8-bit readable/writable register that controls port 6 input level selection and the operation of host interface functions.

Only bits 7 to 5 are described here. See section 18A.2.2, System Control Register 2 (SYSCR2), for information on bits 4 to 0.

SYSCR2 is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 and 6—Key Wakeup Level 1 and 0 (KWUL1, KWUL0): The port 6 input level setting can be changed by software, using these bits. The setting of these bits also changes the input level of the pin functions multiplexed with port 6.

Bit 7	Bit 6		
KWUL1	KWUL0	Description	
0	0	Standard input level is selected as port 6 input level	(Initial value)
	1	Input level 1 is selected as port 6 input level	
1	0	Input level 2 is selected as port 6 input level	
	1	Input level 3 is selected as port 6 input level	

Bit 5—Port 6 Input Pull-Up Extra (P6PUE): Controls and selects the current specification for the port 6 MOS input pull-up function connected by means of KMPCR settings.

#### Bit 5

P6PUE	Description
0	Standard current specification is selected for port 6 MOS input pull-up function (Initial value)
1	Current-limit specification is selected for port 6 MOS input pull-up function



#### 8.7.3 Pin Functions

Port 6 pins also function as the 16-bit free-running timer (FRT) I/O pins (FTOA, FTOB, FTIA to FTID, FTCI), timer X (TMRX) I/O pins (TMOX, TMIX), the timer Y (TMRY) input pin (TMIY), timer connection I/O pins (HFBACKI, VSYNCI, VSYNCO, VFBACKI, CLAMPO), key-sense interrupt input pins ( $\overline{\text{KIN7}}$  to  $\overline{\text{KIN0}}$ ), expansion A/D input pins (CIN7 to CIN0), and interrupt input pins ( $\overline{\text{IRQ7}}$ ,  $\overline{\text{IRQ6}}$ ). The port 6 input level can be switched in four stages. The port 6 pin functions are shown in table 8.13.

**Table 8.13 Port 6 Pin Functions** 

## Pin Selection Method and Pin Functions

## P67/TMOX/IRQ7/ KIN7/CIN7

The pin function is switched as shown below according to the combination of bits OS3 to OS0 in TCSR of TMRX and bit P67DDR.

OS3 to OS0	Al	Not all 0			
P67DDR	0 1		_		
Pin function	P67 input pin P67 output pin		TMOX output pin		
	IRQ7 input pin, KIN7 input pin, CIN7 input pin				

This pin is used as the  $\overline{\mbox{IRQ7}}$  input pin when bit IRQ7E is set to 1 in IER.

It can always be used as the KIN7 or CIN7 input pin.

## P66/FTOB/IRQ6/ KIN6/CIN6

The pin function is switched as shown below according to the combination of bit OEB in TOCR of the FRT and bit P66DDR.

OEB	(	1			
P66DDR	0 1		_		
Pin function	P66 input pin P66 output pin		FTOB output pin		
	IRQ6 input pin, KIN6 input pin, CIN6 input pin				

This pin is used as the  $\overline{\text{IRQ6}}$  input pin when bit IRQ6E is set to 1 in IER.

It can always be used as the  $\overline{\text{KIN6}}$  or CIN6 input pin.

## P65/FTID/KIN5/ CIN5

P65DDR	0	1	
Pin function	P65 input pin	P65 output pin	
	FTID input pin, KIN5 input pin, CIN5 input pin		

This pin can always be used as the FTID, KIN5, or CIN5 input pin.

## **Selection Method and Pin Functions**

# P64/FTIC/KIN4/CIN4/CLAMPO

The pin function is switched as shown below according to the combination of bit CLOE in TCONRO of the timer connection function and bit P64DDR.

CLOE	(	1			
P64DDR	0 1		_		
Pin function	P64 P64 input pin output pin		CLAMPO output pin		
	FTIC input pin, KIN4 input pin, CIN4 input pin				

This pin can always be used as the FTIC, KIN4, or CIN4 input pin.

# P63/FTIB/KIN3/CIN3/VFBACKI

P63DDR	0	1
Pin function	P63 input pin	P63 output pin
	FTIB input pin, VFBACKI input pin, KIN3 input pin, CIN3 input pin	

This pin can always be used as the FTIB, KIN3, CIN3, or VFBACKI input pin.

## P62/FTIA/TMIY/ KIN2/CIN2/ VSYNCI

P62DDR	0	1			
Pin function	P62 input pin	P62 output pin			
	FTIA input pin, VSYNCI input pin, TMIY input pin,				
	KIN2 input pin, CIN2 input pin				

This pin can always be used as the FTIA, TMIY, KIN2, CIN2, or VSYNCI input pin.

## P61/FTOA/KIN1/ CIN1/VSYNCO

The pin function is switched as shown below according to the combination of bit OEA in TOCR of the FRT, bit VOE in TCONRO of the timer connection function, and bit P61DDR.

VOE		1		
OEA	(	)	1	0
P61DDR	0 1		_	_
Pin function	P61 input pin	P61 output pin	FTOA output pin	VSYNCO output pin
	KIN1 input pin, CIN1 input pin			

When this pin is used as the VSYNCO pin, bit OEA in TOCR of the FRT must be cleared to 0.

This pin can always be used as the  $\overline{KIN1}$  or CIN1 input pin.

#### **Selection Method and Pin Functions**

P60/FTCI/TMIX/ KIN0/CIN0/ HFBACKI

P60DDR	0	1	
Pin function	P60 input pin	P60 output pin	
	FTCI input pin, HFBACKI KINO input pin,	input pin, TMIX input pin, CIN0 input pin	

This pin is used as the FTCI input pin when an external clock is selected with bits CKS1 and CKS0 in TCR of the FRT.

It can always be used as the TMIX, KINO, CINO, or HFBACKI input pin.

## 8.7.4 MOS Input Pull-Up Function

Port 6 has a built-in MOS input pull-up function that can be controlled by software. This MOS input pull-up function can be used in any operating mode, and can be specified as on or off on a bit-by-bit basis.

When a P6DDR bit is cleared to 0, setting the corresponding KMPCR bit to 1 turns on the MOS input pull-up for that pin. The MOS input pull-up current specification can be changed by means of the P6PUE bit. When a pin is designated as an on-chip supporting module output pin, the MOS input pull-up is always off.

The MOS input pull-up function is in the off state after a reset and in hardware standby mode. The prior state is retained in software standby mode.

Table 8.14 summarizes the MOS input pull-up states.

Table 8.14 MOS Input Pull-Up States (Port 6)

Mode	Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
1 to 3	Off	Off	On/Off	On/Off

Legend:

Off: MOS input pull-up is always off.

On/Off: On when P6DDR = 0 and KMPCR = 1; otherwise off.

#### 8.8 Port 7

#### 8.8.1 Overview

Port 7 is an 8-bit input only port. Port 7 pins also function as the A/D converter analog input pins (AN0 to AN7) and D/A converter analog output pins (DA0, DA1). Port 7 functions are the same in all operating modes.

Figure 8.15 shows the port 7 pin configuration.




Figure 8.15 Port 7 Pin Functions

#### 8.8.2 **Register Configuration**

Table 8.15 shows the port 7 register configuration. Port 7 is an input-only port, and does not have a data direction register or data register.

**Table 8.15 Port 7 Registers** 

Name	Abbreviation	R/W	Initial Value	Address*1
Port 7 input data register	P7PIN	R	Undefined	H'FFBE*2

Notes: 1. Lower 16 bits of the address.

2. P7PIN has the same address as PBDDR.



# **Port 7 Input Data Register (P7PIN)**

Bit	7	6	5	4	3	2	1	0
	P77PIN	P76PIN	P75PIN	P74PIN	P73PIN	P72PIN	P71PIN	P70PIN
Initial value	*	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R	R

Note: \* Determined by the state of pins P77 to P70.

When a P7PIN read is performed, the pin states are always read.

P7PIN has the same address as PBDDR; if a write is performed, data will be written into PBDDR and the port B setting will be changed.

## 8.8.3 Pin Functions

Port 7 pins also function as the A/D converter analog input pins (AN0 to AN7) and D/A converter analog output pins (DA0, DA1).

#### 8.9 Port 8

#### 8.9.1 Overview

Port 8 is an 8-bit I/O port. Port 8 pins also function as SCI1 I/O pins (TxD1, RxD1, SCK1), the IIC1 I/O pin (SCL1), host interface (XBS) I/O pins (\overline{CS2}, GA20, HA0, HIFSD), host interface (LPC) I/O pins (PME, GA20, CLKRUN, LPCPD), and interrupt input pins (IRQ5 to IRQ3). Port 8 pin functions are the same in all operating modes except host interface function. Figure 8.16 shows the port 8 pin configuration.




Figure 8.16 Port 8 Pin Functions

#### 8.9.2 **Register Configuration**

Table 8.16 summarizes the port 8 registers.

Table 8.16 Port 8 Registers

Name	Abbreviation	R/W	Initial Value	Address*1
Port 8 data direction register	P8DDR	W	H'80	H'FFBD*2
Port 8 data register	P8DR	R/W	H'80	H'FFBF

Notes: 1. Lower 16 bits of the address.

2. P8DDR has the same address as PBPIN.



## Port 8 Data Direction Register (P8DDR)

Bit	7	6	5	4	3	2	1	0
	_	P86DDR	P85DDR	P84DDR	P83DDR	P82DDR	P81DDR	P80DDR
Initial value	1	0	0	0	0	0	0	0
Read/Write	_	W	W	W	W	W	W	W

P8DDR is a 7-bit write-only register, the individual bits of which specify input or output for the pins of port 8. P8DDR has the same address as PBPIN, and if read, the port B state will be returned.

Setting a P8DDR bit to 1 makes the corresponding port 8 pin an output pin, while clearing the bit to 0 makes the pin an input pin.

P8DDR is initialized to H'80 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

## Port 8 Data Register (P8DR)

Bit	7	6	5	4	3	2	1	0
	_	P86DR	P85DR	P84DR	P83DR	P82DR	P81DR	P80DR
Initial value	1	0	0	0	0	0	0	0
Read/Write	_	R/W						

P8DR is a 7-bit readable/writable register that stores output data for the port 8 pins (P86 to P80). If a port 8 read is performed while P8DDR bits are set to 1, the P8DR values are read directly, regardless of the actual pin states. If a port 8 read is performed while P8DDR bits are cleared to 0, the pin states are read.

P8DR is initialized to H'80 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

RENESAS

#### **8.9.3** Pin Functions

Port 8 pins also function as SCI1 I/O pins (TxD1, RxD1, SCK1), the IIC1 I/O pin (SCL1), host interface (HIF) I/O pins ( $\overline{CS2}$ , GA20, HA0, HIFSD), host interface (LPC) I/O pins ( $\overline{PME}$ , GA20,  $\overline{CLKRUN}$ ,  $\overline{LPCPD}$ ), and interrupt input pins ( $\overline{IRQ5}$  to  $\overline{IRQ3}$ ). The port 8 pin functions are shown in table 8.17.

**Table 8.17 Port 8 Pin Functions** 

## Pin Selection Method and Pin Functions

## P86/IRQ5/SCK1/ SCL1

The pin function is switched as shown below according to the combination of bits CKE1 and CKE0 in SCR of SCI1, bit C/A in SMR of SCI1, bit ICE in ICCR of IIC1, and bit P86DDR.

ICE			0			1
CKE1		(	)		1	0
C/A		0		1	_	0
CKE0	(	0 1			_	0
P86DDR	0	1	_	_	_	_
Pin function	P86 P86 SCK1 SCK1 SCK1 SCI Input pin output pin output pin output pin output pin input pin IRQ5 input pin					

When the IRQ5E bit in IER is set to 1, this pin is used as the  $\overline{\text{IRQ5}}$  input pin. When this pin is used as the SCL1 I/O pin, bits CKE1 and CKE0 in SCR of SCI1 and bit C/ $\overline{\text{A}}$  in SMR of SCI1 must all be cleared to 0. SCL1 is an NMOS-only output, and has direct bus drive capability.

# P85/IRQ4/RxD1

The pin function is switched as shown below according to the combination of bit RE in SCR of SCI1 and bit P85DDR.

RE	(	1			
P85DDR	0	_			
Pin function	P85 input pin	P85 input pin P85 output pin			
		IRQ4 input pin			

When the IRQ4E bit in IER is set to 1, this pin is used as the IRQ4 input pin.

#### **Selection Method and Pin Functions**

## P84/IRQ3/TxD1

The pin function is switched as shown below according to the combination of bit TE in SCR of SCI1 and bit P84DDR.

TE	(	1			
P84DDR	0	_			
Pin function	P84 input pin	P84 input pin P84 output pin			
		IRQ3 input pin			

When the IRQ3E bit in IER is set to 1, this pin is used as the IRQ3 input pin.

#### P83/I PCPD

The pin function is switched as shown below according to bit P83DDR.

P83DDR	0	1
Pin function	P83 input pin	P83 output pin
	LPCPD	input pin

When at least one of bits LPC3E to LPC1E is set to 1 in HICR0, this pin is used as the LPCPD input pin.

The  $\overline{LPCPD}$  input pin can only be used in mode 2 or 3 (EXPE = 0).

## P82/HIFSD/ CLKRUN

The pin function is switched as shown below according to the combination of bits HI12E and SDE in SYSCR2, bits LPC3E to LPC1E in HICR0, and bit P82DDR.

LPC3E to LPC1E		Not all 0				
HI12E	(	)		1		*
SDE	_	_	(	)	1	_
P82DDR	0	1	0	1	_	*
Pin function	P82 input pin	P82 output pin	P82 input pin	P82 output pin	HIFSD input pin	CLKRUN I/O pin

Note: \* When at least one of bits LPC3E to LPC1E is set to 1, bits HI12E and P82DDR should be cleared to 0.

The HIFSD input pin and CLKRUN I/O pin can only be used in mode 2 or 3 (EXPE = 0).

## **Selection Method and Pin Functions**

## P81/GA20/CS2

The pin function is switched as shown below according to the combination of bit HI12E in SYSCR2, bit CS2E in SYSCR, bit FGA20E in HICR, bit FGA20E in HICR0, and bit P81DDR.

FGA20E (LPC)	0						1	
HI12E	(	)			1			_*
FGA20E (XBS)	_	_	0			1		_
CS2E		_	(	0	1	_	_	_
P81DDR	0	1	0	1	_	0	1	_
Pin function	P81 input pin	P81 output pin	P81 P81 CS2 P81 GA20 input output pin pin pin pin pin pin pin					GA20 output pin
				GA20 ir	nput pin			

Note: \* When bit FGA20E is set to 1 in HICR0, bits HI12E and P81DDR should be cleared to 0.

The GA20 output pin and  $\overline{\text{CS2}}$  input pin can only be used in mode 2 or 3 (EXPE = 0).

# P80/HA0/PME

The pin function is switched as shown below according to the combination of bit HI12E in SYSCR2, bit PMEE in HICR0, and bit P80DDR.

PMEE		1		
HI12E	(	)	1	*
P80DDR	0	1	_	*
Pin function	P80 input pin	P80 output pin	HA0 input pin	PME output pin
		PME in	put pin	

Note: \* When bit PMEE is set to 1 in HICR0, bits HI12E and P80DDR should be cleared to 0.

The HA0 input pin can only be used in mode 2 or 3 (EXPE = 0).

## 8.10 Port 9

#### 8.10.1 Overview

Port 9 is an 8-bit I/O port. Port 9 pins also function as external interrupt input pins ( $\overline{IRQ0}$ ) to  $\overline{IRQ2}$ ), the A/D converter external trigger input pin ( $\overline{ADTRG}$ ), host interface (XBS) input pins ( $\overline{ECS2}$ ,  $\overline{CS1}$ ,  $\overline{IOW}$ ,  $\overline{IOR}$ ), the IICO I/O pin (SDA0), the subclock input pin (EXCL), bus control signal I/O pins ( $\overline{AS/IOS}$ ,  $\overline{RD}$ ,  $\overline{HWR}$ ,  $\overline{LWR}$ ,  $\overline{WAIT}$ ), and the system clock ( $\phi$ ) output pin. P97 is an NMOS push-pull output. SDA0 is an NMOS open-drain output, and has direct bus drive capability.

Figure 8.17 shows the port 9 pin configuration.




Figure 8.17 Port 9 Pin Functions

## 8.10.2 Register Configuration

Table 8.18 summarizes the port 9 registers.

Table 8.18 Port 9 Registers

Name	Abbreviation	R/W	Initial Value	Address*1
Port 9 data direction register	P9DDR	W	H'40/H'00*2	H'FFC0
Port 9 data register	P9DR	R/W	H'00	H'FFC1

Notes: 1. Lower 16 bits of the address.

2. Initial value depends on the mode.

## Port 9 Data Direction Register (P9DDR)

Bit	7	6	5	4	3	2	1	0
	P97DDR	P96DDR	P95DDR	P94DDR	P93DDR	P92DDR	P91DDR	P90DDR
Mode 1	<u> </u>							<u> </u>
Initial value	0	1	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
Modes 2 and 3								
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P9DDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port 9. P9DDR cannot be read; if it is, an undefined value will be returned.

P9DDR is initialized to H'40 (mode 1) or H'00 (modes 2 and 3) by a reset and in hardware standby mode. It retains its prior state in software standby mode.

• Mode 1, modes 2 and 3 (EXPE = 1)

Pin P97 functions as a bus control input (WAIT), the IIC0 I/O pin (SDA0), or an I/O port, according to the wait mode setting. When P97 functions as an I/O port, it becomes an output port when P97DDR is set to 1, and an input port when P97DDR is cleared to 0.

Pin P96 functions as the  $\phi$  output pin when P96DDR is set to 1, and as the subclock input (EXCL) or an input port when P96DDR is cleared to 0.

Pins P95 to P93 automatically become bus control outputs ( $\overline{AS/IOS}$ ,  $\overline{HWR}$ ,  $\overline{RD}$ ), regardless of the input/output direction indicated by P95DDR to P93DDR.

Pins P92 and P91 become output ports when P92DDR and P91DDR are set to 1, and input ports when P92DDR and P91DDR are cleared to 0.

Rev. 3.00 Jan 18, 2006 page 244 of 1044 RFJ09B0280-0300 When the ABW bit in WSCR is cleared to 0, pin P90 becomes a bus control output  $(\overline{LWR})$ , regardless of the input/output direction indicated by P90DDR. When the ABW bit is 1, pin P90 becomes an output port if P90DDR is set to 1, and an input port if P90DDR is cleared to 0.

## • Modes 2 and 3 (EXPE = 0)

When the corresponding P9DDR bits are set to 1, pin P96 functions as the  $\phi$  output pin and pins P97 and P95 to P90 become output ports. When P9DDR bits are cleared to 0, the corresponding pins become input ports.

## Port 9 Data Register (P9DR)

Bit	7	6	5	4	3	2	1	0
	P97DR	P96DR	P95DR	P94DR	P93DR	P92DR	P91DR	P90DR
Initial value	0	*	0	0	0	0	0	0
Read/Write	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W

Note: \* Determined by the state of pin P96.

P9DR is an 8-bit readable/writable register that stores output data for the port 9 pins (P97 to P90). With the exception of P96, if a port 9 read is performed while P9DDR bits are set to 1, the P9DR values are read directly, regardless of the actual pin states. If a port 9 read is performed while P9DDR bits are cleared to 0, the pin states are read.

P9DR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

#### **8.10.3** Pin Functions

Port 9 pins also function as external interrupt input pins ( $\overline{IRQ0}$  to  $\overline{IRQ2}$ ), the A/D converter trigger input pin ( $\overline{ADTRG}$ ), host interface (XBS) input pins ( $\overline{ECS2}$ ,  $\overline{CS1}$ ,  $\overline{IOW}$ ,  $\overline{IOR}$ ), the IIC0 I/O pin (SDA0), the subclock input pin (EXCL), bus control signal I/O pins ( $\overline{AS/IOS}$ ,  $\overline{RD}$ ,  $\overline{HWR}$ ,  $\overline{LWR}$ ,  $\overline{WAIT}$ ), and the system clock ( $\phi$ ) output pin. The pin functions differ between the mode 1, modes 2 and 3 (EXPE = 1) expanded modes and the mode 2 and 3 (EXPE = 0) single-chip modes. The port 9 pin functions are shown in table 8.19.

Table 8.19 Port 9 Pin Functions

## Pin Selection Method and Pin Functions

P97/WAIT/SDA0

The pin function is switched as shown below according to the combination of operating mode, bit WMS1 in WSCR, bit ICE in ICCR of IIC0, and bit P97DDR.

	,		,			•	
Operating mode	Mode 1, modes 2 and 3 (EXPE = 1)				Modes	2, 3 (EXI	PE = 0)
WMS1	0 1				_		
ICE	(	)	1	_	0		1
P97DDR	0	1	_	_	0	1	_
Pin function	P97 input pin	P97 output pin	SDA0 I/O pin	WAIT input pin	P97 input pin	P97 output pin	SDA0 I/O pin

When this pin is set as the P97 output pin, it is an NMOS push-pull output. SDA0 is an NMOS open-drain output, and has direct bus drive capability.

The pin function is switched as shown below according to the combination of bit EXCLE in LPWRCR and bit P96DDR.

P96DDR	(	1	
EXCLE	0	0	
Pin function	P96 input pin	EXCL input pin	φ output pin

When this pin is used as the EXCL input pin, P96DDR should be cleared to 0.

#### **Selection Method and Pin Functions**

## P95/AS/IOS/CS1

The pin function is switched as shown below according to the combination of operating mode, bit IOSE in SYSCR, bit HI12E in SYSCR2, and bit P95DDR.

Operating mode	modes	de 1, 2 and 3	Modes 2, 3 (EXPE = 0)		
HI12E	(EXPE = 1) —		0		1
P95DDR	_		0	1	_
IOSE	0	1	_	_	_
Pin function	AS output pin	IOS output pin	P95 input pin	P95 output pin	CS1 input pin

## P94/HWR/IOW

The pin function is switched as shown below according to the combination of operating mode, bit HI12E in SYSCR2, and bit P94DDR.

Operating mode	Mode 1, modes 2 and 3 (EXPE = 1)	Modes 2, 3 (EXPE = 0)				
HI12E	_	(	1			
P94DDR	_	0	1	_		
Pin function	HWR output pin	P94 input pin	P94 output pin	IOW input pin		

# P93/RD/IOR

The pin function is switched as shown below according to the combination of operating mode, bit HI12E in SYSCR2, and bit P93DDR.

	•	•			
Operating mode	Mode 1, modes 2 and 3 (EXPE = 1)	Modes 2, 3 (EXPE = 0)			
HI12E	_	(	1		
P93DDR	_	0	1	_	
Pin function	RD output pin	P93 input pin	P93 output pin	IOR input pin	

## P92/IRQ0

P92DDR	0	1				
Pin function	P92 input pin	P92 output pin				
	IRQ0 input pin					

When bit IRQ0E in IER is set to 1, this pin is used as the  $\overline{\mbox{IRQ0}}$  input pin.

## **Selection Method and Pin Functions**

#### P91/IRQ1

P91DDR	0	1				
Pin function	P91 input pin	P91 output pin				
	IRQ1 input pin					

When bit IRQ1E in IER is set to 1, this pin is used as the IRQ1 input pin.

## P90/LWR/IRQ2/ ADTRG/ECS2

The pin function is switched as shown below according to the combination of operating mode, bit ABW in WSCR, bits HI12E and CS2E in SYSCR2, bit FGA20E in HICR, and bit P90DDR.

Operating mode	modes 2	Mode 1, 2 and 3 (E)	(PE = 1)	Modes 2, 3 (EXPE = 0)		
ABW	0		1	_		
HI12E		_		Any	one 0	1
FGA20E		_			1	
CS2E		_				1
P90DDR	_	0	1	0	1	_
Pin function	LWR	P90	P90	P90	P90	ECS2
	output pin	input pin	output pin	input pin	output pin	input pin
			IRQ2 input	pin, ADTF	RG input pir	1

When the IRQ2E bit in IER is set to 1 in mode 1, modes 2 and 3 (EXPE = 1) with the ABW bit in WSCR set to 1, or in mode 2 and 3 (EXPE = 0), this pin is used as the  $\overline{IRQ2}$  input pin.

When TRGS1 and TRGS0 in ADCR of the A/D converter are both set to 1, this pin is used as the ADTRG input pin.

## 8.11 Port A

#### 8.11.1 Overview

Port A is an 8-bit I/O port. Port A pins also function as keyboard buffer controller I/O pins (PS2AC, PS2AD, PS2BC, PS2BD, PS2CC, PS2CD), key-sense interrupt input pins ( $\overline{\text{KIN15}}$  to  $\overline{\text{KIN8}}$ ), expansion A/D converter input pins (CIN15 to CIN8), and address output pins (A23 to A16). Port A pin functions are the same in all operating modes. Figure 8.18 shows the port A pin configuration.




Figure 8.18 Port A Pin Functions

#### **Register Configuration** 8.11.2

Table 8.20 summarizes the port A registers.

Table 8.20 Port A Registers

Name	Abbreviation	R/W	Initial Value	Address*1
Port A data direction register	PADDR	W	H'00	H'FFAB*2
Port A output data register	PAODR	R/W	H'00	H'FFAA
Port A input data register	PAPIN	R	Undefined	H'FFAB*2

Notes: 1. Lower 16 bits of the address.

2. PADDR and PAPIN have the same address.

# **Port A Data Direction Register (PADDR)**

Bit	7	6	5	4	3	2	1	0
	PA7DDR	PA6DDR	PA5DDR	PA4DDR	PA3DDR	PA2DDR	PA1DDR	PA0DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PADDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port A.

Setting a PADDR bit to 1 makes the corresponding port A pin an output pin, while clearing the bit to 0 makes the pin an input pin.

PADDR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.



# Port A Output Data Register (PAODR)

Bit	7	6	5	4	3	2	1	0
	PA7ODR	PA6ODR	PA5ODR	PA4ODR	PA3ODR	PA2ODR	PA10DR	PA00DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PAODR is an 8-bit readable/writable register that stores output data for the port A pins (PA7 to PA0). PAODR can always be read or written to, regardless of the contents of PADDR.

PAODR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

# **Port A Input Data Register (PAPIN)**

Bit	7	6	5	4	3	2	1	0
	PA7PIN	PA6PIN	PA5PIN	PA4PIN	PA3PIN	PA2PIN	PA1PIN	PA0PIN
Initial value	*	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R	R

Note: \* Determined by the state of pins PA7 to PA0.

Reading PAPIN always returns the pin states.

#### **8.11.3** Pin Functions

Port A pins also function as keyboard buffer controller I/O pins (PS2AC, PS2AD, PS2BC, PS2BD, PS2CC, PS2CD), key-sense interrupt input pins (KIN15 to KIN8), expansion A/D converter input pins (CIN15 to CIN8), and address output pins (A23 to A16). The port A pin functions are shown in table 8.21.

**Table 8.21 Port A Pin Functions** 

## Pin Selection Method and Pin Functions

## PA7/A23/PS2CD/ KIN15/CIN15

The pin function is switched as shown below according to the combination of operating mode, the KBIOE bit in KBCR2H of the keyboard buffer controller, the IOSE bit in SYSCR, and bit PA7DDR.

Operating mode	Modes 1	, 2 (EXP	E = 0), 3	Mode 2 (EXPE = 1)				
KBIOE	0 1				1			
PA7DDR	0	1	_	0	1		_	
IOSE	_		_	_	0	1	_	
Pin function	PA7 input pin	input output output input output output					PS2CD output pin	

When the IICS bit in STCR is set to 1, this pin functions as a bus buffer. This pin can always be used as the PS2CD, KIN15, or CIN15 input pin.

#### **Selection Method and Pin Functions**

## PA6/A22/PS2CC/ KIN14/CIN14

The pin function is switched as shown below according to the combination of operating mode, the KBIOE bit in KBCR2H of the keyboard buffer controller, the IOSE bit in SYSCR, and bit PA6DDR.

Operating mode	Modes 1	I, 2 (EXP	E = 0), 3	Mode 2 (EXPE = 1)				
KBIOE	(	0			0	0		
PA6DDR	0	1	_	0	1		_	
IOSE	_		_	_	0	1	_	
Pin function	PA6 input pin	PA6 output pin IN14 inpu	PS2CC output pin It pin, CIN	PA6 input pin 14 input	A22 output pin pin, PS20	PA6 output pin CC input p	PS2CC output pin	

When the IICS bit in STCR is set to 1, this pin functions as a bus buffer. This pin can always be used as the PS2CC, KIN14, or CIN14 input pin.

## PA5/A21/PS2BD/ KIN13/CIN13

The pin function is switched as shown below according to the combination of operating mode, the KBIOE bit in KBCR1H of the keyboard buffer controller, the IOSE bit in SYSCR, and bit PA5DDR.

Operating mode	Modes 1	I, 2 (EXP	E = 0), 3	Mode 2 (EXPE = 1)			
KBIOE	0 1				1		
PA5DDR	0	1	_	0	1		_
IOSE	_	_	_	_	0	1	_
Pin function	PA5 input pin	PA5 PA5 PS2BD PA5 A21 PA5 input output output input output output				output pin	PS2BD output pin

When the IICS bit in STCR is set to 1, this pin functions as a bus buffer. This pin can always be used as the PS2BD, KIN13, or CIN13 input pin.

## **Selection Method and Pin Functions**

## PA4/A20/PS2BC/ KIN12/CIN12

The pin function is switched as shown below according to the combination of operating mode, the KBIOE bit in KBCR1H of the keyboard buffer controller, the IOSE bit in SYSCR, and bit PA4DDR.

Operating mode	Modes 1	, 2 (EXP	E = 0), 3	Mode 2 (EXPE = 1)			
KBIOE	(	0			0	1	
PA4DDR	0	1		0	1		_
IOSE	_			_	0	1	_
Pin function	PA4 input pin	PA4 output pin IN12 inpu	PS2BC output pin It pin, CIN	PA4 input pin 112 input	A20 output pin pin, PS2E	PA4 output pin BC input p	PS2BC output pin

When the IICS bit in STCR is set to 1, this pin functions as a bus buffer. This pin can always be used as the PS2BC, KIN12, or CIN12 input pin.

## PA3/A19/PS2AD/ KIN11/CIN11

The pin function is switched as shown below according to the combination of operating mode, the KBIOE bit in KBCR0H of the keyboard buffer controller, the IOSE bit in SYSCR, and bit PA3DDR.

,										
Operating mode	Modes 1	l, 2 (EXP	E = 0), 3	Mode 2 (EXPE = 1)						
KBIOE	0 1				1					
PA3DDR	0	1	_	0	1		_			
IOSE	_	_	_	_	0	1	_			
Pin function	PA3 input pin	input output output input output output o								

This pin can always be used as the PS2AD, KIN11, or CIN11 input pin.

## **Selection Method and Pin Functions**

## PA2/A18/PS2AC/ KIN10/CIN10

The pin function is switched as shown below according to the combination of operating mode, the KBIOE bit in KBCR0H of the keyboard buffer controller, the IOSE bit in SYSCR, and bit PA2DDR.

Operating mode	Modes 1	I, 2 (EXP	E = 0), 3	Mode 2 (EXPE = 1)			
KBIOE	0 1				1		
PA2DDR	0	1	_	0	1		_
IOSE	_	_	_	_	0	1	_
Pin function	PA2 input pin	PA2 output pin	PS2AC output pin	PA2 input pin	A18 PA2 PS2 output output outp pin pin pin		
	K	IN10 inpu	ıt pin, CIN	10 input	pin, PS2A	C input p	oin

This pin can always be used as the PS2AC, KIN10, or CIN10 input pin.

## PA1/A17/KIN9/ CIN9

The pin function is switched as shown below according to the combination of operating mode, the IOSE bit in SYSCR and bit PA1DDR.

Operating mode		es 1, ≣ = 0), 3	Mode 2 (EXPE = 1)					
PA1DDR	0	1	0	1				
IOSE	_	_	_	0	1			
Pin function	PA1 input pin	PA1 output pin	PA1 input pin	A17 output pin	PA1 output pin			
	KIN9 input pin, CIN9 input pin							

This pin can always be used as the KIN9 or CIN9 input pin.

## PA0/A16/KIN8/ CIN8

The pin function is switched as shown below according to the combination of operationg mode, the IOSE bit in SYSCR and bit PA0DDR.

Operating mode		es 1, E = 0), 3	Mode 2 (EXPE = 1)				
PA0DDR	0	1	0	1			
IOSE	_	_	_	0	1		
Pin function	PA0 input pin	PA0 output pin	PA0 input pin	A16 PA0 output pin			
	KIN8 input pin, CIN8 input pin						

This pin can always be used as the  $\overline{\mbox{KIN8}}$  or CIN8 input pin.

#### 8.11.4 **MOS Input Pull-Up Function**

Port A has a built-in MOS input pull-up function that can be controlled by software. This MOS input pull-up function can be used in any operating mode, and can be specified as on or off on a bit-by-bit basis.

When a PADDR bit is cleared to 0, setting the corresponding PAODR bit to 1 turns on the MOS input pull-up for that pin. The MOS input pull-up for pins PA7 to PA4 is always off when IICS is set to 1. When the keyboard buffer control pin function is selected for pins PA7 to PA2, the MOS input pull-up is always off.

The MOS input pull-up function is in the off state after a reset and in hardware standby mode. The prior state is retained in software standby mode.

Table 8.22 summarizes the MOS input pull-up states.

Table 8.22 MOS Input Pull-Up States (Port A)

Mode	Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
1 to 3	Off	Off	On/Off	On/Off

Legend:

Off: MOS input pull-up is always off.

On/Off: On when PADDR = 0 and PAODR = 1: otherwise off.




#### 8.12 Port B

#### 8.12.1 Overview

Port B is an 8-bit I/O port. Port B pins also have host interface (XBS) input/output pins ( $\overline{CS3}$ ,  $\overline{CS4}$ , HIRQ3, HIRQ4), host interface (LPC) input/output pins (LSCI,  $\overline{LSMI}$ ), wakeup event interrupt input pins ( $\overline{WUE7}$  to  $\overline{WUE0}$ ), and a data bus input/output function (as D7 to D0). The pin functions depend on the operating mode.

Figure 8.19 shows the port B pin configuration.



**Figure 8.19 Port B Pin Functions** 

## 8.12.2 Register Configuration

Table 8.23 summarizes the port B registers.

Table 8.23 Port B Registers

Name	Abbreviation	R/W	Initial Value	Address*1
Port B data direction register	PBDDR	W	H'00	H'FFBE*2
Port B output data register	PBODR	R/W	H'00	H'FFBC
Port B input data register	PBPIN	R	Undefined	H'FFBD*3

Notes: 1. Lower 16 bits of the address.

- 2. PBDDR has the same address as P7PIN.
- 3. PBPIN has the same address as P8DDR.

## Port B Data Direction Register (PBDDR)

Bit	7	6	5	4	3	2	1	0
	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PBDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port B. PBDDR has the same address as P7PIN, and if read, the port 7 pin states will be returned

Setting a PBDDR bit to 1 makes the corresponding port B pin an output pin, while clearing the bit to 0 makes the pin an input pin.

PBDDR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

• Mode 1, modes 2 and 3 (EXPE = 1)

When the ABW bit in WSCR is cleared to 0, port B pins automatically become data I/O pins (D7 to D0), regardless of the input/output direction indicated by PBDDR. When the ABW bit is 1, a port B pin becomes an output port if the corresponding PBDDR bit is set to 1, and an input port if the bit is cleared to 0.

Data I/O pins go to the high-impedance state after a reset, and in hardware standby mode or software standby mode.



• Modes 2 and 3 (EXPE = 0)

A port B pin becomes an output port if the corresponding PBDDR bit is set to 1, and an input port if the bit is cleared to 0.

## Port B Output Data Register (PBODR)

Bit	7	6	5	4	3	2	1	0
	PB7ODR	PB6ODR	PB5ODR	PB4ODR	PB3ODR	PB2ODR	PB10DR	PB0ODR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PBODR is an 8-bit readable/writable register that stores output data for the port B pins (PB7 to PB0). PBODR can always be read or written to, regardless of the contents of PBDDR.

PBODR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

## Port B Input Data Register (PBPIN)

Bit	7	6	5	4	3	2	1	0
	PB7PIN	PB6PIN	PB5PIN	PB4PIN	PB3PIN	PB2PIN	PB1PIN	PB0PIN
Initial value	*	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R	R

Note: \* Determined by the state of pins PB7 to PB0.

Reading PBPIN always returns the pin states.

PBPIN has the same address as P8DDR. If a write is performed, data will be written to P8DDR and the port 8 settings will change.

#### **8.12.3** Pin Functions

Port B pins also function as host interface (XBS) I/O pins ( $\overline{CS3}$ ,  $\overline{CS4}$ , HIRQ3, HIRQ4), host interface (LPC) I/O pins (LSCI,  $\overline{LSMI}$ ), wakeup event interrupt input pins ( $\overline{WUE7}$  to  $\overline{WUE0}$ ), and data bus I/O pins (D7 to D0). The port B pin functions are shown in table 8.24.

**Table 8.24 Port B Pin Functions** 

## Pin Selection Method and Pin Functions

## PB7/D7/WUE7

The pin function is switched as shown below according to the combination of the operating mode, bit PB7DDR, and bit ABW in WSCR.

Operating mode	modes	Mode 1, 2 and 3 (EXI	PE = 1)	Modes 2, 3 (EXPE = 0)		
ABW	0		1	_		
PB7DDR	_	0	1	0	1	
Pin function	D7 I/O pin	PB7 input pin	PB7 output pin			
		WUE7 input pin				

Except when used as a data bus pin, this pin can always be used as the WUE7 input pin.

## PB6/D6/WUE6

The pin function is switched as shown below according to the combination of the operating mode, bit PB6DDR, and bit ABW in WSCR.

Operating mode	modes	Mode 1, 2 and 3 (EXI	PE = 1)	Modes 2, 3 (EXPE = 0)		
ABW	0		1	_		
PB6DDR	_	0 1		0	1	
Pin function	D6 I/O pin	PB6 input pin	PB6 output pin	PB6 input pin	PB6 output pin	
		WUE6 input pin				

Except when used as a data bus pin, this pin can always be used as the  $\overline{\text{WUE6}}$  input pin.

#### **Selection Method and Pin Functions**

#### PB5/D5/WUE5

The pin function is switched as shown below according to the combination of the operating mode, bit PB5DDR, and bit ABW in WSCR.

Operating mode	modes	Mode 1, 2 and 3 (EXI	PE = 1)	Modes 2, 3 (EXPE = 0)		
ABW	0		1	_		
PB5DDR	_	0	1	0	1	
Pin function	D5 I/O pin	PB5 input pin	PB5 output pin	PB5 input pin	PB5 output pin	
		WUE5 input pin				

Except when used as a data bus pin, this pin can always be used as the  $\overline{WUE5}$  input pin.

### PB4/D4/WUE4

The pin function is switched as shown below according to the combination of the operating mode, bit PB4DDR, and bit ABW in WSCR.

	· · · · · · · · · · · · · · · · · · ·								
Operating mode	modes	Mode 1, 2 and 3 (EXI	PE = 1)	Modes 2, 3 (EXPE = 0)					
ABW	0		1	_					
PB4DDR	_	0	1	0	1				
Pin function	D4 I/O pin	PB4 input pin	PB4 output pin	PB4 input pin	PB4 output pin				
		WUE4 input pin							

Except when used as a data bus pin, this pin can always be used as the  $\overline{WUE4}$  input pin.

#### **Selection Method and Pin Functions**

# PB3/D3/WUE3/

The pin function is switched as shown below according to the combination of the operating mode, bits HI12E and CS4E in SYSCR2, bit ABW in WSCR, and bit PB3DDR.

Operating mode	modes 2	Mode 1, 2 and 3 (E)	(PE = 1)	Modes 2, 3 (EXPE = 0)			
HI12E		_		Either cle	eared to 0	1	
CS4E		_				1	
ABW	0		1	_	_		
PB3DDR	_	0	1	0	1	_	
Pin function	D3 I/O pin	PB3 input pin	PB3 output pin	PB3 input pin	PB3 output pin	CS4 input pin	
		WUE3 input pin					

Except when used as a data bus pin, this pin can always be used as the  $\overline{\text{WUE3}}$  input pin.

The  $\overline{\text{CS4}}$  input pin can only be used in mode 2 or 3 (EXPE = 0).

# PB2/D2/WUE2/

The pin function is switched as shown below according to the combination of the operating mode, bits HI12E and CS3E in SYSCR2, bit ABW in WSCR, and bit PB2DDR.

Operating mode	modes 2	Mode 1, 2 and 3 (E)	(PE = 1)	Modes 2, 3 (EXPE = 0)			
HI12E		_		Either cle	eared to 0	1	
CS3E		_	1		1		
ABW	0		1	_	_		
PB2DDR	_	0	1	0	1	_	
Pin function	D2 I/O pin	PB2 input pin	PB2 output pin			CS3 input pin	
		WUE2 input pin					

Except when used as a data bus pin, this pin can always be used as the  $\overline{WUE2}$  input pin.

The  $\overline{\text{CS3}}$  input pin can only be used in mode 2 or 3 (EXPE = 0).

#### **Selection Method and Pin Functions**

#### PB1/D1/WUE1/ HIRQ4/LSCI

The pin function is switched as shown below according to the combination of the operating mode, bits HI12E and CS4E in SYSCR2, bit ABW in WSCR, and bit PB1DDR.

Operating mode	modes 2	Mode 1, and 3 (E	XPE = 1)	Modes 2, 3 (EXPE = 0)			
LSCIE		_			0		
HI12E					cleared	1	*
CS4E				to	0	1	_
ABW	0	1		_		_	_
PB1DDR	_	0	1	0	1	1	*
Pin function	D1 I/O pin	PB1 input pin	PB1 output pin	PB1 input pin	PB1 output pin	HIRQ4 output pin	LSCI output pin
				LSCI input pin			
		WUE1 input pin					

Note: \* When bit LSCIE is set to 1 in HICR0, bits HI12E and PB1DDR should be cleared to 0.

Except when used as a data bus pin, this pin can always be used as the  $\overline{\text{WUE1}}$  input pin.

The HIRQ4 output pin and LSCI I/O pin can only be used in mode 2 or 3 (EXPE = 0).

#### **Selection Method and Pin Functions**

#### PB0/D0/WUE0/ HIRQ3/LSMI

The pin function is switched as shown below according to the combination of the operating mode, bits HI12E and CS3E in SYSCR2, bit ABW in WSCR, and bit PB0DDR.

Operating mode	modes 2	Mode 1, and 3 (E	XPE = 1)		Modes 2, 3 (EXPE = 0)			
LSMIE		_			0		1	
HI12E		_			cleared	1	*	
CS3E		_		to	to 0		*	
ABW	0	1		_		_	_	
PB0DDR	_	0	1	0	1	1	*	
Pin function	D0 I/O pin	PB0 input pin	PB0 output pin	PB0 input pin	PB0 output pin	HIRQ3 output pin put pin	LSMI output pin	
		WUE0 input pin						

Note: \* When bit LSCIE is set to 1 in HICR0, bits HI12E and PB0DDR should be cleared to 0.

Except when used as a data bus pin, this pin can always be used as the  $\overline{WUE0}$  input pin.

The HIRQ3 output pin and  $\overline{\text{LSMI}}$  I/O pin can only be used in mode 2 or 3 (EXPE = 0).

#### 8.12.4 MOS Input Pull-Up Function

Port B has a built-in MOS input pull-up function that can be controlled by software. This MOS input pull-up function can be used in modes 1 to 3 (EXPE = 1) with the ABW bit in WSCR set to 1, and in modes 2 and 3 (EXPE = 0), and can be specified as on or off on a bit-by-bit basis.

When a PBDDR bit is cleared to 0, setting the corresponding PBODR bit to 1 turns on the MOS input pull-up for that pin. When a pin is designated as an on-chip supporting module output pin, the MOS input pull-up is always off.

The MOS input pull-up function is in the off state after a reset and in hardware standby mode. The prior state is retained in software standby mode.

Table 8.25 summarizes the MOS input pull-up states.

**Table 8.25** MOS Input Pull-Up States (Port B)

Mode	Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
1, 2, 3 (EXPE = 1) with ABW in WSCR = 0	Off	Off	Off	Off
1, 2, 3 (EXPE = 1) with ABW in WSCR = 1, and 2, 3 (EXPE = 0)	Off	Off	On/Off	On/Off

Legend:

Off: MOS input pull-up is always off.

On/Off: On when PBDDR = 0 and PBODR = 1; otherwise off.

#### 8.13 Additional Overview for H8S/2169

The H8S/2169 has fifteen I/O ports (ports 1 to 6, 8, 9, A to G), and one input-only port (port 7).

Table 8.26 is a summary of the additional port functions. As the functions of ports 1 to 9, A, and B are the same on the H8S/2149, table 8.1 provides a summary.

Each extra port includes a data direction register (DDR) that controls input/output, and data registers (ODR) for storing output data.

Ports C to G have a built-in MOS input pull-up function. On ports C to G, whether the MOS input pull-up is on or off is controlled by the corresponding DDR and ODR.

Ports C to G can drive a single-TTL load and 30-pF-capacitive load. All I/O port pins are capable of driving a Darlington transistor when they are in output mode.

Input and output on ports E, F, and G are powered by VCCB, which is independent of the  $V_{cc}$  power supply. So, when the VCCB voltage is 5 V, the pins on ports E to G can be 5-V tolerant.

Table 8.26 H8S/2169 Additional Port Functions

			Expande	ed Mode	Single-Chip Mode
Port	Description	Pins	Mode 1	Modes 2, 3 (EXPE = 1)	Modes 2, 3 (EXPE = 0)
Port C	8-bit I/O port	PC7 to PC0	I/O port	I/O port	I/O port
	Built-in MOS input pull-ups				
Port D	8-bit I/O port	PD7 to PD0	I/O port	I/O port	I/O port
	Built-in MOS input pull-ups				
Port E	8-bit I/O port	PE7 to PE0	I/O port	I/O port	I/O port
	Built-in MOS input pull-ups				
Port F	8-bit I/O port	PF7 to PF0	I/O port	I/O port	I/O port
	Built-in MOS input pull-ups				
Port G	8-bit I/O port	PG7 to PG0	I/O port	I/O port	I/O port
	Built-in MOS input pull-ups				

# 8.14 Ports C, D

#### **8.14.1** Overview

Port C and port D are two sets of 8-bit I/O ports. The pin functions are the same in all operating modes.

Figure 8.20 shows the pin configuration for ports C and D.




Figure 8.20 Pin Functions for Ports C and D

#### 8.14.2 **Register Configuration**

Table 8.27 is a summary of the port C and port D registers.

Table 8.27 Port C and port D Registers

Name	Abbreviation	R/W	Initial Value	Address*1
Port C data direction register	PCDDR	W	H'00	H'FE4E*2
Port C output data register	PCODR	R/W	H'00	H'FE4C
Port C input data register	PCPIN	R	Undefined	H'FE4E*2
Port C Nch-OD control register	PCNOCR	R/W	H'00	H'FE1C
Port D data direction register	PDDDR	W	H'00	H'FE4F*3
Port D output data register	PDODR	R/W	H'00	H'FE4D
Port D input data register	PDPIN	R	Undefined	H'FE4F*3
Port D Nch-OD control register	PDNOCR	R/W	H'00	H'FE1D

Notes: 1. Lower 16 bits of the address.

- 2. PCDDR has the same address as PCPIN.
- 3. PDDDR has the same address as PDPIN.

### Port C and port D Data Direction Registers (PCDDR, PDDDR)

7	6	5	4	3	2	1	0
PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR
0	0	0	0	0	0	0	0
W	W	W	W	W	W	W	W
7	6	5	4	3	2	1	0
PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDR
0	0	0	0	0	0	0	0
W	W	W	W	W	W	W	W
	0 W 7 PD7DDR 0	PC7DDR   PC6DDR	PC7DDR         PC6DDR         PC5DDR           0         0         0           W         W         W           7         6         5           PD7DDR         PD6DDR         PD5DDR           0         0         0	PC7DDR         PC6DDR         PC5DDR         PC4DDR           0         0         0         0           W         W         W         W           7         6         5         4           PD7DDR         PD6DDR         PD5DDR         PD4DDR           0         0         0         0	PC7DDR         PC6DDR         PC5DDR         PC4DDR         PC3DDR           0         0         0         0         0           W         W         W         W         W           7         6         5         4         3           PD7DDR         PD6DDR         PD5DDR         PD4DDR         PD3DDR           0         0         0         0         0	PC7DDR         PC6DDR         PC5DDR         PC4DDR         PC3DDR         PC2DDR           0         0         0         0         0         0           W         W         W         W         W         W           7         6         5         4         3         2           PD7DDR         PD6DDR         PD5DDR         PD4DDR         PD3DDR         PD2DDR           0         0         0         0         0         0	PC7DDR         PC6DDR         PC5DDR         PC4DDR         PC3DDR         PC2DDR         PC1DDR           0         0         0         0         0         0         0           W         W         W         W         W         W         W           7         6         5         4         3         2         1           PD7DDR         PD6DDR         PD5DDR         PD4DDR         PD3DDR         PD2DDR         PD1DDR           0         0         0         0         0         0         0

PCDDR and PDDDR are 8-bit write-only registers, the individual bits of which select input or output for the pins of port C and port D. PCDDR and PDDDR are at the same addresses as PCPIN and PDPIN, respectively, and if read, will return the port C and port D pin states.

Setting a PCDDR or PDDDR bit to 1 makes the corresponding pin on port C or port D an output pin. Clearing the bit to 0 makes the pin an input pin.

PCDDR and PDDDR are initialized to H'00 by a reset and in hardware standby mode. They retain their prior states in software standby mode.

#### Port C and port D Output Data Registers (PCODR, PDODR)

Bit	7	6	5	4	3	2	1	0
	PC7ODR	PC6ODR	PC5ODR	PC40DR	PC3ODR	PC2ODR	PC10DR	PC0ODR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							
Bit	7	6	5	4	3	2	1	0
	PD70DR	PD6ODR	PD5ODR	PD4ODR	PD3ODR	PD2ODR	PD10DR	PD00DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PCODR and PDODR are 8-bit read/write registers that store output data for the pins on ports C and D (PC7 to PC0 and PD7 to PD0). PCODR and PDODR can always be read from or written to, regardless of the PCDDR and PDDDR settings.

PCODR and PDODR are initialized to H'00 by a reset and in hardware standby mode. They retain their prior states in software standby mode.

### Port C and port D Input Data Registers (PCPIN, PDPIN)

Bit	7	6	5	4	3	2	1	0	
	PC7PIN	PC6PIN	PC5PIN	PC4PIN	PC3PIN	PC2PIN	PC1PIN	PC0PIN	
Initial value	*	*	*	*	*	*	*	*	
Read/Write	R	R	R	R	R	R	R	R	
Note: * Determined by the state of pins PC7 to PC0.									
Bit	7	6	5	4	3	2	1	0	
	PD7PIN	PD6PIN	PD5PIN	PD4PIN	PD3PIN	PD2PIN	PD1PIN	PD0PIN	
Initial value	*	*	*	*	*	*	*	*	
Read/Write	R	R	R	R	R	R	R	R	
Note: * Determined by the state of pins PD7 to PD0.									

Reading PCPIN and PDPIN always returns the pin states.

PCPIN and PDPIN are at the same addresses as PCDDR and PDDDR, respectively. Writing is to PCDDR or PDDDR and the port C or port D settings will change unless the given byte represents the current setting.

### Port C and port D Nch-OD Control Register (PCNOCR, PDNOCR)


Bit	7	6	5	4	3	2	1	0
	PC7NOC	PC6NOC	PC5NOC	PC4NOC	PC3NOC	PC2NOC	PC1NOC	PC0NOC
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							
Bit	7	6	5	4	3	2	1	0
	PD7NOC	PD6NOC	PD5NOC	PD4NOC	PD3NOC	PD2NOC	PD1NOC	PD0NOC
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PCNOCR and PDNOCR are 8-bit read/write registers, the individual bits of which specify the output driver type for pins on ports C and D which are configured as outputs.

Setting a PCNOCR or PDNOCR bit to 1 disables the P-channel driver for the corresponding pin on port C or port D. Clearing the bit to 0 enables the P-channel driver for the pin. Although the P-channel drivers are always connected, the output driver type will be CMOS when the bit is cleared to 0 and N-channel open-drain when it is set to 1.

PCNOCR and PDNOCR are initialized to H'00 by a reset and in hardware standby mode. They retain their prior states in software standby mode.

DDR	(	)	1			
NOCR	_	_	0 1			1
ODR	0	1	0	1	0	1
N-ch. driver	OFF		ON	OFF	ON	OFF
P-ch. driver	OI	FF	OFF ON OFF		FF	
MOS Input Pul-Up	OFF	ON	OFF			





#### 8.14.3 Pin Functions

The port C and port D pins have only one special function.

### 8.14.4 MOS Input Pull-Up Function

Port C and port D have a built-in MOS input pull-up function that can be controlled by software. This MOS input pull-up function can be switched on or off on a bit-by-bit basis.

When a PCDDR or PDDDR bit is cleared to 0, setting the corresponding PCODR or PDODR bit to 1 will turn on the MOS input pull-up for that pin.

The MOS input pull-up function is off after a reset and in hardware standby mode. The prior state is retained when in software standby mode.

Table 8.28 is a summary of the MOS input pull-up states.

Table 8.28 MOS Input Pull-Up States (Port C and port D)

Mode	Reset	Hardware Standby Mode	Software Standby Mode	Other Operations
1 to 3	Off	Off	On/Off	On/Off

Legend:

Off: MOS input pull-up is always off.

On/Off: On when PCDDR = 0 and PCODR = 1 (PDDDR = 0 and PDODR = 1); otherwise off.

# 8.15 **Ports E, F**

#### **8.15.1** Overview

Port E and port F are two sets of 8-bit I/O ports. The pins of ports E and F have the same functions in all operating modes.

Figure 8.21 shows the pin configuration of port E and port F.




Figure 8.21 Pin Functions for Ports E and F

#### 8.15.2 Register Configuration

Table 8.29 is a summary of the port E and port F registers.

**Table 8.29 Port E and port F Registers** 

Name	Abbreviation	R/W	Initial Value	Address*1
Port E data direction register	PEDDR	W	H'00	H'FE4A*2
Port E output data register	PEODR	R/W	H'00	H'FE48
Port E input data register	PEPIN	R	Undefined	H'FE4A*2
Port E Nch-OD control register	PENOCR	R/W	H'00	H'FE18
Port F data direction register	PFDDR	W	H'00	H'FE4B*3
Port F output data register	PFODR	R/W	H'00	H'FE49
Port F input data register	PFPIN	R	Undefined	H'FE4B*3
Port F Nch-OD control register	PFNOCR	R/W	H'00	H'FE19

Notes: 1. Lower 16 bits of the address.

- 2. PEDDR has the same address as PEPIN.
- 3. PFDDR has the same address as PFPIN.

#### Port E and port F Data Direction Registers (PEDDR, PFDDR)

Bit	7	6	5	4	3	2	1	0
	PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR	PE0DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
Bit	7	6	5	4	3	2	1	0
	PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	PF1DDR	PF0DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PEDDR and PFDDR are 8-bit write-only registers, the individual bits of which select input or output for the pins of port E and port F. PEDDR and PFDDR are at the same addresses as PEPIN and PFPIN, respectively, and if read, will return the port E and port F pin states.

Setting a PEDDR or PFDDR bit to 1 makes the corresponding pin on port E or port F an output pin, while clearing the bit to 0 makes the pin an input pin.

PEDDR and PFDDR are initialized to H'00 by a reset and in hardware standby mode. They retain their prior states in software standby mode.

#### Port E and port F Output Data Registers (PEODR, PFODR)

Bit	7	6	5	4	3	2	1	0
	PE7ODR	PE6ODR	PE5ODR	PE4ODR	PE3ODR	PE2ODR	PE10DR	PE00DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							
Bit	7	6	5	4	3	2	1	0
	PF7ODR	PF6ODR	PF5ODR	PF4ODR	PF3ODR	PF2ODR	PF10DR	PF0ODR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PEODR and PFODR are 8-bit read/write registers that store output data for the pins on ports E and F (PE7 to PE0 and PF7 to PF0). PEODR and PFODR can always be read from or written to, regardless of the PEDDR and PFDDR settings.

PEODR and PFODR are initialized to H'00 by a reset and in hardware standby mode. They retain their prior states in software standby mode.

# Port E and port F Input Data Registers (PEPIN, PFPIN)

Bit	7	6	5	4	3	2	1	0		
	PE7PIN	PE6PIN	PE5PIN	PE4PIN	PE3PIN	PE2PIN	PE1PIN	PE0PIN		
Initial value	*	*	*	*	*	*	*	*		
Read/Write	R	R	R	R	R	R	R	R		
Note: * Determined by the state of pins PE7 to PE0.										
Bit	7	6	5	4	3	2	1	0		
	PF7PIN	PF6PIN	PF5PIN	PF4PIN	PF3PIN	PF2PIN	PF1PIN	PF0PIN		
Initial value	*	<u>_</u> *	*	*	*	*	*	*		
Read/Write	R	R	R	R	R	R	R	R		
Note: * De	etermined b	y the state	of pins PF	7 to PF0.						

Reading PEPIN and PFPIN always returns the pin states.



PEPIN and PFPIN are at the same addresses as PEDDR and PFDDR, respectively. Writing is to PEDDR or PFDDR and the port E or port F settings will change unless the given byte represents the current setting.

### Port E and port F Nch-OD Control Registers (PENOCR, PFNOCR)

Bit	7	6	5	4	3	2	1	0
	PE7NOC	PE6NOC	PE5NOC	PE4NOC	PE3NOC	PE2NOC	PE1NOC	PE0NOC
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							
Bit	7	6	5	4	3	2	1	0
	PF7NOC	PF6NOC	PF5NOC	PF4NOC	PF3NOC	PF2NOC	PF1NOC	PF0NOC
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PENOCR and PFNOCR are 8-bit read/write registers, the individual bits of which specify the output driver type for pins on ports E and F which are configured as outputs.

Setting a PENOCR or PFNOCR bit to 1 disables the P-channel driver for the corresponding pin on port E or port F. Clearing the bit to 0 enables the P-channel driver for the pin. Although the P-channel drivers are always connected, the output driver type will be CMOS when the bit is cleared to 0 and N-channel open-drain when it is set to 1.

PENOCR and PFNOCR are initialized to H'00 by a reset and in hardware standby mode. They retain their prior states in software standby mode.

DDR	(	)	1			
NOCR	_	_	(	0 1		
ODR	0	1	0	1	0	1
N-ch. driver	OFF		ON	OFF	ON	OFF
P-ch. driver	O	-F	OFF	ON	OFF	
MOS Input Pul-Up	OFF	ON	OFF			

#### **8.15.3** Pin Functions

The port E and port F pins have only one special function.

### 8.15.4 MOS Input Pull-Up Function

Port E and port F have a built-in MOS input pull-up function that can be controlled by software. This MOS input pull-up function can be switched as on or off on a bit-by-bit basis.

When a PEDDR or PFDDR bit is cleared to 0, setting the corresponding PEODR or PFODR bit to 1 will turn on the MOS input pull-up for that pin.

The MOS input pull-up function is off after a reset and in hardware standby mode. The prior state is retained when in software standby mode.

Table 8.30 is a summary of the MOS input pull-up states.


Table 8.30 MOS Input Pull-Up States (Port E and port F)

Mode	Reset	Hardware Standby Mode	Software Standby Mode	Other Operations
1 to 3	Off	Off	On/Off	On/Off

Legend:

Off: MOS input pull-up is always off.

On/Off: On when PEDDR = 0 and PEODR = 1 (PFDDR = 0 and PFODR = 1); otherwise off.





### 8.16 Port G

#### **8.16.1** Overview

Port G is an 8-bit I/O port. Port G pin functions are the same in all operating modes.

Figure 8.22 shows the pin configuration of port G.




Figure 8.22 Pin Functions for Port G

# 8.16.2 Register Configuration

Table 8.31 is a summary of the port G registers.

**Table 8.31 Port G Registers** 

Name	Abbreviation	R/W	Initial Value	Address*1
Port G data direction register	PGDDR	W	H'00	H'FE47*2
Port G output data register	PGODR	R/W	H'00	H'FE46
Port G input data register	PGPIN	R	Undefined	H'FE47*2
Port G Nch-OD control register	PGNOCR	R/W	H'00	H'FE16

Notes: 1. Lower 16 bits of the address.

2. PGDDR has the same address as PGPIN.

#### Port G Data Direction Register (PGDDR)

Bit	7	6	5	4	3	2	1	0
	PG7DDR	PG6DDR	PG5DDR	PG4DDR	PG3DDR	PG2DDR	PG1DDR	PG0DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PGDDR is an 8-bit write-only register, the individual bits of which select input or output for the pins of port G. PGDDR is at the same address as PGPIN, and if read, will return the port G pin states.

Setting a PGDDR bit to 1 makes the corresponding pins on port G an output pin, while clearing the bit to 0 makes the pin an input pin.

PGDDR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

#### Port G Output Data Register (PGODR)

Bit	7	6	5	4	3	2	1	0
	PG70DR	PG6ODR	PG5ODR	PG40DR	PG3ODR	PG2ODR	PG10DR	PG00DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PGODR is an 8-bit read/write register that stores output data for the pins on port G (PG7 to PG0). PGODR can always be read from or written to, regardless of the PGDDR settings.

PGODR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

#### **Port G Input Data Register (PGPIN)**

Bit	7	6	5	4	3	2	1	0
	PG7PIN	PG6PIN	PG5PIN	PG4PIN	PG3PIN	PG2PIN	PG1PIN	PG0PIN
Initial value	*	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R	R
Note: * Determined by the state of pins PG7 to PG0.								

Reading PGPIN always returns the pin states.

Rev. 3.00 Jan 18, 2006 page 278 of 1044

REJ09B0280-0300



PGPIN is at the same address as PGDDR. Writing is to PGDDR and the port G settings will change unless the given byte represents the current settings.

#### **Port G Nch-OD Control Register (PGNOCR)**

Bit	7	6	5	4	3	2	1	0
	PG7NOC	PG6NOC	PG5NOC	PG4NOC	PG3NOC	PG2NOC	PG1NOC	PG0NOC
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PGNOCR is an 8-bit read/write register, the individual bits of which specify the output driver type for pins on port G which are configured as outputs.

Setting a PENOCR or PFNOCR bit to 1 disables the P-channel driver for the corresponding pin on port G. Clearing the bit to 0 enables the P-channel driver for the pin. Although the P-channel drivers are always connected, the output driver type will look like CMOS when the bit is cleared to 0 and N-channel open-drain when it is set to 1.

PGNOCR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

DDR	0		1				
NOCR	_		(	)	1		
ODR	0	1	0	1	0	1	
N-ch. driver	OI	OFF		OFF	ON	OFF	
P-ch. driver	OFF		OFF	ON	OFF		
MOS Input Pul-Up	OFF	ON	OFF				

#### 8.16.3 **Pin Functions**

The port G pins have only one special function.

#### **MOS Input Pull-Up Function** 8.16.4

Port G has a built-in MOS input pull-up function that can be controlled by software. This MOS input pull-up function can be switched on or off on a bit-by-bit basis.

When a PGDDR bit is cleared to 0, setting the corresponding PGODR bit to 1 will turn on the MOS input pull-up for that pin.

The MOS input pull-up function is off after a reset and in hardware standby mode. The prior state is retained when in software standby mode.

Table 8.32 is a summary of the MOS input pull-up states.

**Table 8.32 MOS Input Pull-Up States (Port G)** 

Mode	Reset	Hardware Standby Mode	Software Standby Mode	Other Operations
1 to 3	Off	Off	On/Off	On/Off

Legend:

Off: MOS input pull-up is always off.

On/Off: On when PGDDR = 0 and PGODR = 1; otherwise off.



# Section 9 8-Bit PWM Timers

#### 9.1 Overview

The H8S/2169 or H8/2149 has an on-chip pulse width modulation (PWM) timer module with sixteen outputs. Sixteen output waveforms are generated from a common time base, enabling PWM output with a high carrier frequency to be produced using pulse division. The PWM timer module has sixteen 8-bit PWM data registers (PWDRs), and an output pulse with a duty cycle of 0 to 100% can be obtained as specified by PWDR and the port data register (P1DR or P2DR).

#### 9.1.1 Features

The PWM timer module has the following features.

- Operable at a maximum carrier frequency of 625 kHz using pulse division (at 10-MHz operation)
- Duty cycles from 0 to 100% with 1/256 resolution (100% duty realized by port output)
- Direct or inverted PWM output, and PWM output enable/disable control

#### 9.1.2 Block Diagram

Figure 9.1 shows a block diagram of the PWM timer module.




Figure 9.1 Block Diagram of PWM Timer Module

#### 9.1.3 Pin Configuration

Table 9.1 shows the PWM output pin.

**Table 9.1** Pin Configuration

Name	Abbreviation	I/O	Function
PWM output pin 0 to 15	PW0 to PW15	Output	PWM timer pulse output 0 to 15

### 9.1.4 Register Configuration

Table 9.2 lists the registers of the PWM timer module.

**Table 9.2 PWM Timer Module Registers** 

Name	Abbreviation	R/W	Initial Value	Address*1
PWM register select	PWSL	R/W	H'20	H'FFD6
PWM data registers 0 to 15	PWDR0 to PWDR15	R/W	H'00	H'FFD7
PWM data polarity register A	PWDPRA	R/W	H'00	H'FFD5
PWM data polarity register B	PWDPRB	R/W	H'00	H'FFD4
PWM output enable register A	PWOERA	R/W	H'00	H'FFD3
PWM output enable register B	PWOERB	R/W	H'00	H'FFD2
Port 1 data direction register	P1DDR	W	H'00	H'FFB0
Port 2 data direction register	P2DDR	W	H'00	H'FFB1
Port 1 data register	P1DR	R/W	H'00	H'FFB2
Port 2 data register	P2DR	R/W	H'00	H'FFB3
Peripheral clock select register	PCSR	R/W	H'00	H'FF82*2
Module stop control register	MSTPCRH	R/W	H'3F	H'FF86
	MSTPCRL	R/W	H'FF	H'FF87

Notes: 1. Lower 16 bits of the address.

2. Some PWM Timer Module registers are assigned to the same addresses as other registers.

In this case, registers selection is performed by the FLSHE bit in the serial timer control register (STCR).

# 9.2 Register Descriptions

#### 9.2.1 PWM Register Select (PWSL)

Bit	7	6	5	4	3	2	1	0
	PWCKE	PWCKS	_	_	RS3	RS2	RS1	RS0
Initial value	0	0	1	0	0	0	0	0
Read/Write	R/W	R/W	_		R/W	R/W	R/W	R/W

PWSL is an 8-bit readable/writable register used to select the PWM timer input clock and the PWM data register.

PWSL is initialized to H'20 by a reset, and in the standby modes, watch mode, subactive mode, subsleep mode, and module stop mode.

Bits 7 and 6—PWM Clock Enable, PWM Clock Select (PWCKE, PWCKS): These bits, together with bits PWCKA and PWCKB in PCSR, select the internal clock input to TCNT in the PWM timer.

PWSL		PCSR						
Bit 7	Bit 6	Bit 2	Bit 1	<del>_</del>				
PWCKE PWCKS		PWCKB	PWCKA	Description				
0	_	_	_	Clock input is disabled	(Initial value)			
1	0	_	_	φ (system clock) is selected				
	1	0	0	φ/2 is selected				
			1	φ/4 is selected				
		1	0	φ/8 is selected				
			1	φ/16 is selected				

The PWM resolution, PWM conversion period, and carrier frequency depend on the selected internal clock, and can be found from the following equations.

Resolution (minimum pulse width) = 1/internal clock frequency PWM conversion period = resolution  $\times$  256 Carrier frequency = 16/PWM conversion period

Thus, with a 10-MHz system clock ( $\phi$ ), the resolution, PWM conversion period, and carrier frequency are as shown followings.






Table 9.3 Resolution, PWM Conversion Period, and Carrier Frequency when  $\phi = 10 \text{ MHz}$ 

Internal Clock Frequency	Resolution	PWM Conversion Period	Carrier Frequency
φ	100 ns	25.6 μs	625 kHz
φ/2	200 ns	51.2 μs	312.5 kHz
φ/4	400 ns	102.4 μs	156.3 kHz
φ/8	800 ns	204.8 μs	78.1 kHz
ф/16	1600 ns	409.6 μs	39.1 kHz

**Bit 5—Reserved:** This bit is always read as 1 and cannot be modified.

**Bit 4—Reserved:** This bit is always read as 0 and cannot be modified.

Bits 3 to 0—Register Select (RS3 to RS0): These bits select the PWM data register.

Bit 3	Bit 2	Bit 1	Bit 0	
RS3	RS2	RS1	RS0	Register Selection
0	0	0	0	PWDR0 selected
			1	PWDR1 selected
		1	0	PWDR2 selected
			1	PWDR3 selected
	1	0	0	PWDR4 selected
			1	PWDR5 selected
		1	0	PWDR6 selected
			1	PWDR7 selected
1	0	0	0	PWDR8 selected
			1	PWDR9 selected
		1	0	PWDR10 selected
			1	PWDR11 selected
	1	0	0	PWDR12 selected
			1	PWDR13 selected
		1	0	PWDR14 selected
ī			1	PWDR15 selected

#### 9.2.2 PWM Data Registers (PWDR0 to PWDR15)

Bit	7	6	5	4	3	2	1	0	_
Initial value	0	0	0	0	0	0	0	0	J
Read/Write	R/W								

Each PWDR is an 8-bit readable/writable register that specifies the duty cycle of the basic pulse to be output, and the number of additional pulses. The value set in PWDR corresponds to a 0 or 1 ratio in the conversion period. The upper 4 bits specify the duty cycle of the basic pulse as 0/16 to 15/16 with a resolution of 1/16. The lower 4 bits specify how many extra pulses are to be added within the conversion period comprising 16 basic pulses. Thus, a specification of 0/256 to 255/256 is possible for 0/1 ratios within the conversion period. For 256/256 (100%) output, port output should be used.

PWDR is initialized to H'00 by a reset, and in the standby modes, watch mode, subactive mode, subsleep mode, and module stop mode.

#### 9.2.3 PWM Data Polarity Registers A and B (PWDPRA and PWDPRB)

PWDPRA								
Bit	7	6	5	4	3	2	1	0
	OS7	OS6	OS5	OS4	OS3	OS2	OS1	OS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PWDPRB								
Bit	7	6	5	4	3	2	1	0
	OS15	OS14	OS13	OS12	OS11	OS10	OS9	OS8
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Each PWDPR is an 8-bit readable/writable register that controls the polarity of the PWM output. Bits OS0 to OS15 correspond to outputs PW0 to PW15.

PWDPR is initialized to H'00 by a reset and in hardware standby mode.



os	Description	
0	PWM direct output (PWDR value corresponds to high width of output)	(Initial value)
1	PWM inverted output (PWDR value corresponds to low width of output)	

### 9.2.4 PWM Output Enable Registers A and B (PWOERA and PWOERB)

<b>PWOERA</b>								
Bit	7	6	5	4	3	2	1	0
	OE7	OE6	OE5	OE4	OE3	OE2	OE1	OE0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PWOERB								
Bit	7	6	5	4	3	2	1	0
	OE15	OE14	OE13	OE12	OE11	OE10	OE9	OE8
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Each PWOER is an 8-bit readable/writable register that switches between PWM output and port output. Bits OE15 to OE0 correspond to outputs PW15 to PW0. To set a pin in the output state, a setting in the port direction register is also necessary. Bits P17DDR to P10DDR correspond to outputs PW7 to PW0, and bits P27DDR to P20DDR correspond to outputs PW15 to PW8.

PWOER is initialized to H'00 by a reset and in hardware standby mode.

DDR	OE	Description	
0	0	Port input	(Initial value)
	1	Port input	
1	0	Port output or PWM 256/256 output	
	1	PWM output (0 to 255/256 output)	

#### 9.2.5 Peripheral Clock Select Register (PCSR)

Bit	7	6	5	4	3	2 1		0
	_	_	_	_	_	PWCKB	PWCKA	_
Initial value	0	0	0	0	0	0	0	0
Read/Write	_	_	_	_	_	R/W	R/W	_

PCSR is an 8-bit readable/writable register that selects the PWM timer input clock.

PCSR is initialized to H'00 by a reset, and in hardware standby mode.

**Bits 7 to 3—Reserved:** These bits cannot be modified and are always read as 0.

**Bits 2 and 1—PWM Clock Select (PWCKB, PWCKA):** Together with bits PWCKE and PWCKS in PWSL, these bits select the internal clock input to TCNT in the PWM timer. For details, see section 9.2.1, PWM Register Select (PWSL).

**Bit 0—Reserved:** Do not set this bit to 1.

# 9.2.6 Port 1 Data Direction Register (P1DDR)

Bit	7	6	5	4	3	2	1	0
	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P1DDR is an 8-bit write-only register that specifies the input/output direction and PWM output for each pin of port 1 on a bit-by-bit basis.

Port 1 pins are multiplexed with pins PW0 to PW7. The bit corresponding to a pin to be used for PWM output should be set to 1.

For details on P1DDR, see section 8.2, Port 1.

#### 9.2.7 Port 2 Data Direction Register (P2DDR)

Bit	7	6	5	4	3	2	1	0
	P27DDR	P26DDR	P25DDR	P24DDR P23DD		P22DDR	P21DDR	P20DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P2DDR is an 8-bit write-only register that specifies the input/output direction and PWM output for each pin of port 2 on a bit-by-bit basis.

Port 2 pins are multiplexed with pins PW8 to PW15. The bit corresponding to a pin to be used for PWM output should be set to 1.

For details on P2DDR, see section 8.3, Port 2.

## 9.2.8 Port 1 Data Register (P1DR)

Bit	7	6	5	4	3	3 2		0
	P17DR	P16DR	P15DR	P14DR P13DR P12DR		P12DR	P11DR	P10DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P1DR is an 8-bit readable/writable register used to fix PWM output at 1 (when OS = 0) or 0 (when OS = 1).

For details on P1DR, see section 8.2, Port 1.


### 9.2.9 Port 2 Data Register (P2DR)

Bit	7	7 6		5 4		3 2		0	
	P27DR	P26DR	P25DR	R P24DR P23DR P22DI		P22DR	P21DR	P20DR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

P2DR is an 8-bit readable/writable register used to fix PWM output at 1 (when OS = 0) or 0 (when OS = 1).

For details on P2DR, see section 8.3, Port 2.

#### 9.2.10 Module Stop Control Register (MSTPCR)



MSTPCR comprises two 8-bit readable/writable registers, and is used to perform module stop mode control.

When the MSTP11 bit is set to 1, 8-bit PWM timer operation is halted and a transition is made to module stop mode. For details, see section 24.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not initialized in software standby mode.

MSTPCRH Bit 3—Module Stop (MSTP11): Specifies PWM module stop mode.

#### MSTPCRH Bit 3

MSTP11	Description	
0	PWM module stop mode is cleared	
1	PWM module stop mode is set	(Initial value)

# 9.3 Operation

# 9.3.1 Correspondence between PWM Data Register Contents and Output Waveform

The upper 4 bits of PWDR specify the duty cycle of the basic pulse as 0/16 to 15/16 with a resolution of 1/16, as shown in table 9.4.

**Table 9.4 Duty Cycle of Basic Pulse** 

Upper 4 Bits	Basic Pulse Waveform (Internal)
0000	0 1 2 3 4 5 6 7 8 9 A B C D E F 0
0001	
0010	
0011	
0100	
0101	
0110	
0111	
1000	
1001	
1010	
1011	
1100	
1101	
1110	
1111	

The lower 4 bits of PWDR specify the position of pulses added to the 16 basic pulses, as shown in table 9.5. An additional pulse consists of a high period (when OS = 0) with a width equal to the resolution, added before the rising edge of a basic pulse. When the upper 4 bits of PWDR are 0000, there is no rising edge of the basic pulse, but the timing for adding pulses is the same.

Table 9.5 Position of Pulses Added to Basic Pulses

	Basic Pulse No.															
Lower 4 Bits	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0000																
0001																Yes
0010								Yes								Yes
0011								Yes				Yes				Yes
0100				Yes				Yes				Yes				Yes
0101				Yes				Yes				Yes		Yes		Yes
0110				Yes		Yes		Yes				Yes		Yes		Yes
0111				Yes												
1000		Yes		Yes		Yes		Yes		Yes		Yes		Yes		Yes
1001		Yes		Yes		Yes		Yes		Yes		Yes		Yes	Yes	Yes
1010		Yes		Yes		Yes	Yes	Yes		Yes		Yes		Yes	Yes	Yes
1011		Yes		Yes		Yes	Yes	Yes		Yes	Yes	Yes		Yes	Yes	Yes
1100		Yes	Yes	Yes		Yes	Yes	Yes		Yes	Yes	Yes		Yes	Yes	Yes
1101		Yes	Yes	Yes		Yes	Yes	Yes		Yes						
1110		Yes		Yes												
1111		Yes														




Figure 9.2 Example of Additional Pulse Timing (When Upper 4 Bits of PWDR = 1000)

# Section 10 14-Bit PWM Timer

#### 10.1 Overview

The H8S/2169 or H8S/2149 has an on-chip 14-bit pulse-width modulator (PWM) with two output channels.

Each channel can be connected to an external low-pass filter to operate as a 14-bit D/A converter.

Both channels share the same counter (DACNT) and control register (DACR).

#### 10.1.1 Features

The features of the 14-bit PWM (D/A) are listed below.

- The pulse is subdivided into multiple base cycles to reduce ripple.
- Two resolution settings and two base cycle settings are available
   The resolution can be set equal to one or two system clock cycles. The base cycle can be set equal to T × 64 or T × 256, where T is the resolution.
- Four operating rates
   The two resolution settings and two base cycle settings combine to give a selection of four operating rates.

#### 10.1.2 Block Diagram

Figure 10.1 shows a block diagram of the PWM D/A module.




Figure 10.1 PWM D/A Block Diagram

#### 10.1.3 **Pin Configuration**

Table 10.1 lists the pins used by the PWM (D/A) module.

**Table 10.1** Input and Output Pins

Name	Abbreviation	I/O	Function
PWM output pin 0	PWX0	Output	PWM output, channel A
PWM output pin 1	PWX1	Output	PWM output, channel B

#### **Register Configuration** 10.1.4

Table 10.2 lists the registers of the PWM (D/A) module.

**Table 10.2 Register Configuration** 

Name	Abbreviation	R/W	Initial value	Address*1
PWM (D/A) control register	DACR	R/W	H'30	H'FFA0*2
PWM (D/A) data register A high	DADRAH	R/W	H'FF	H'FFA0*2
PWM (D/A) data register A low	DADRAL	R/W	H'FF	H'FFA1*2
PWM (D/A) data register B high	DADRBH	R/W	H'FF	H'FFA6*2
PWM (D/A) data register B low	DADRBL	R/W	H'FF	H'FFA7*2
PWM (D/A) counter high	DACNTH	R/W	H'00	H'FFA6*2
PWM (D/A) counter low	DACNTL	R/W	H'03	H'FFA7*2
Module stop control register	MSTPCRH	R/W	H'3F	H'FF86
	MSTPCRL	R/W	H'FF	H'FF87


Notes: 1. Lower 16 bits of the address.

2. Some of the PWM registers are located in the same addresses as other registers, switching is made by setting IICE bit in serial/timer control register (STCR). The same addresses are shared by DADRAH and DACR, and by DADRB and DACNT. Switching is performed by the REGS bit in DACNT or DADRB.

RENESAS

# 10.2 Register Descriptions

#### 10.2.1 PWM (D/A) Counter (DACNT)



DACNT is a 14-bit readable/writable up-counter that increments on an input clock pulse. The input clock is selected by the clock select bit (CKS) in DACR. The CPU can read and write the DACNT value, but since DACNT is a 16-bit register, data transfers between it and the CPU are performed using a temporary register (TEMP). See section 10.3, Bus Master Interface, for details.

DACNT functions as the time base for both PWM (D/A) channels. When a channel operates with 14-bit precision, it uses all DACNT bits. When a channel operates with 12-bit precision, it uses the lower 12 (counter) bits and ignores the upper two (counter) bits.

DACNT is initialized to H'0003 by a reset, in the standby modes, watch mode, subactive mode, subsleep mode, and module stop mode, and by the PWME bit.

Bit 1 of DACNTL (CPU) is not used, and is always read as 1.

**DACNTL Bit 0—Register Select (REGS):** DADRA and DACR, and DADRB and DACNT, are located at the same addresses. The REGS bit specifies which registers can be accessed. The REGS bit can be accessed regardless of whether DADRB or DACNT is selected.

Bit 0

REGS	Description	
0	DADRA and DADRB can be accessed	
1	DACR and DACNT can be accessed	(Initial value)

### 10.2.2 D/A Data Registers A and B (DADRA and DADRB)

	DADRH				DADRL				ا۔							
51: (S51)	15	4.4	40	40	44	40	_		7		_	4	_	_	_	
Bit (CPU)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit (Data)	_13	12	11	10	9	8	7	6	5	4	3	2	1	0	_	
DADRA	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	CFS	
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_
DADRB	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	CFS	REGS
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

There are two 16-bit readable/writable D/A data registers: DADRA and DADRB. DADRA corresponds to PWM (D/A) channel A, and DADRB to PWM D/A channel B. The CPU can read and write the PWM D/A data register values, but since DADRA and DADRB are 16-bit registers, data transfers between them and the CPU are performed using a temporary register (TEMP). See section 10.3, Bus Master Interface, for details.

The least significant (CPU) bit of DADRA is not used and is always read as 1.

DADR is initialized to H'FFFF by a reset, and in the standby modes, watch mode, subactive mode, subsleep mode, and module stop mode.

**Bits 15 to 2—PWM D/A Data 13 to 0 (DA13 to DA0):** The digital value to be converted to an analog value is set in the upper 14 bits of the PWM (D/A) data register.

In each base cycle, the DACNT value is continually compared with these upper 14 bits to determine the duty cycle of the output waveform, and to decide whether to output a fine-adjustment pulse equal in width to the resolution. To enable this operation, the data register must be set within a range that depends on the carrier frequency select bit (CFS). If the DADR value is outside this range, the PWM output is held constant.

A channel can be operated with 12-bit precision by keeping the two lowest data bits (DA0 and DA1) cleared to 0 and writing the data to be converted in the upper 12 bits. The two lowest data bits correspond to the two highest counter (DACNT) bits.

# Bit 1—Carrier Frequency Select (CFS)

#### Bit 1

CFS	Description	
0	Base cycle = resolution (T) $\times$ 64 DADR range = H'0401 to H'FFFD	
1	Base cycle = resolution (T) × 256 DADR range = H'0103 to H'FFFF	(Initial value)

**DADRA Bit 0—Reserved:** This bit cannot be modified and is always read as 1.

**DADRB Bit 0—Register Select (REGS):** DADRA and DACR, and DADRB and DACNT, are located at the same addresses. The REGS bit specifies which registers can be accessed. The REGS bit can be accessed regardless of whether DADRB or DACNT is selected.

## Bit 0

REGS	Description	
0	DADRA and DADRB can be accessed	_
1	DACR and DACNT can be accessed	(Initial value)

# 10.2.3 PWM (D/A) Control Register (DACR)

Bit	7	6	5	4	3	2	1	0
	TEST	PWME	_	_	OEB	OEA	os	CKS
Initial value	0	0	1	1	0	0	0	0
Read/Write	R/W	R/W	_	_	R/W	R/W	R/W	R/W

DACR is an 8-bit readable/writable register that selects test mode, enables the PWM outputs, and selects the output phase and operating speed.

DACR is initialized to H'30 by a reset, and in the standby modes, watch mode, subactive mode, subsleep mode, and module stop mode.

**Bit 7—Test Mode (TEST):** Selects test mode, which is used in testing the chip. Normally this bit should be cleared to 0.

# Bit 7

TEST	Description	
0	PWM (D/A) in user state: normal operation	(Initial value)
1	PWM (D/A) in test state: correct conversion results unobtainable	

**Bit 6—PWM Enable (PWME):** Starts or stops the PWM (D/A) counter (DACNT).

### Bit 6

PWME	Description	
0	DACNT operates as a 14-bit up-counter	(Initial value)
1	DACNT halts at H'0003	

Bits 5 and 4—Reserved: These bits cannot be modified and are always read as 1.

Bit 3—Output Enable B (OEB): Enables or disables output on PWM (D/A) channel B.

# Bit 3

OEB	Description	
0	PWM (D/A) channel B output (at the PWX1 pin) is disabled	(Initial value)
1	PWM (D/A) channel B output (at the PWX1 pin) is enabled	

Bit 2—Output Enable A (OEA): Enables or disables output on PWM (D/A) channel A.

### Bit 2

OEA	Description	
0	PWM (D/A) channel A output (at the PWX0 pin) is disabled	(Initial value)
1	PWM (D/A) channel A output (at the PWX0 pin) is enabled	

Bit 1—Output Select (OS): Selects the phase of the PWM (D/A) output.

#### Bit 1


os	Description	
0	Direct PWM output	(Initial value)
1	Inverted PWM output	

**Bit 0—Clock Select (CKS):** Selects the PWM (D/A) resolution. If the system clock (φ) frequency is 10 MHz, resolutions of 100 ns and 200 ns can be selected.

#### Bit 0

CKS	Description	
0	Operates at resolution (T) = system clock cycle time (t <sub>cyc</sub> )	(Initial value)
1	Operates at resolution (T) = system clock cycle time $(t_{cyc}) \times 2$	

# 10.2.4 Module Stop Control Register (MSTPCR)



MSTPCR comprises two 8-bit readable/writable registers, and is used to perform module stop mode control.

When the MSTP11 bit is set to 1, 14-bit PWM timer operation is halted and a transition is made to module stop mode. For details, see section 24.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not initialized in software standby mode.

MSTPCRH Bit 3—Module Stop (MSTP11): Specifies PWMX module stop mode.

# MSTPCRH Bit 3

MSTP11	Description	
0	PWMX module stop mode is cleared	
1	PWMX module stop mode is set	(Initial value)

# 10.3 Bus Master Interface

DACNT, DADRA, and DADRB are 16-bit registers. The data bus linking the bus master and the on-chip supporting modules, however, is only 8 bits wide. When the bus master accesses these registers, it therefore uses an 8-bit temporary register (TEMP).

These registers are written and read as follows (taking the example of the CPU interface).

#### Write

When the upper byte is written, the upper-byte write data is stored in TEMP. Next, when the lower byte is written, the lower-byte write data and TEMP value are combined, and the combined 16-bit value is written in the register.

#### Read

When the upper byte is read, the upper-byte value is transferred to the CPU and the lower-byte value is transferred to TEMP. Next, when the lower byte is read, the lower-byte value in TEMP is transferred to the CPU.

These registers should always be accessed 16 bits at a time using an MOV instruction (by word access or two consecutive byte accesses), and the upper byte should always be accessed before the lower byte. Correct data will not be transferred if only the upper byte or only the lower byte is accessed. Also note that a bit manipulation instruction cannot be used to access these registers.

Figure 10.2 shows the data flow for access to DACNT. The other registers are accessed similarly.

# Example 1: Write to DACNT

MOV.W RO, @DACNT ; Write RO contents to DACNT

# Example 2: Read DADRA

MOV.W @DADRA, R0 ; Copy contents of DADRA to R0

Table 10.3 Read and Write Access Methods for 16-Bit Registers

		Read	Write		
Register Name	Word	Byte	Word	Byte	
DADRA and DADRB	Yes	Yes	Yes	×	
DACNT	Yes	×	Yes	×	

Notes: Yes: Permitted type of access. Word access includes successive byte accesses to the upper byte (first) and lower byte (second).

x: This type of access may give incorrect results.




Figure 10.2 (a) Access to DACNT (CPU Writes H'AA57 to DACNT)




Figure 10.2 (b) Access to DACNT (CPU Reads H'AA57 from DACNT)

# 10.4 Operation

A PWM waveform like the one shown in figure 10.3 is output from the PWMX pin. When OS = 0, the value in DADR corresponds to the total width  $(T_L)$  of the low (0) pulses output in one conversion cycle (256 pulses when CFS = 0, 64 pulses when CFS = 1). When OS = 1, the output waveform is inverted and the DADR value corresponds to the total width  $(T_H)$  of the high (1) output pulses. Figure 10.4 shows the types of waveform output available.




Figure 10.3 PWM D/A Operation

Table 10.4 summarizes the relationships of the CKS, CFS, and OS bit settings to the resolution, base cycle, and conversion cycle. The PWM output remains flat unless DADR contains at least a certain minimum value. Table 10.4 indicates the range of DADR settings that give an output waveform like the one in figure 10.3, and lists the conversion cycle length when low-order DADR bits are kept cleared to 0, reducing the conversion precision to 12 bits or 10 bits.

Table 10.4 Settings and Operation (Examples when  $\phi = 10 \text{ MHz}$ )

	Resolution		Base	Conversion		Fixed D	;	Conversion				
скѕ	Т	CFS	Cycle	Cycle	T <sub>L</sub> (if OS = 0) T <sub>u</sub> (if OS = 1)	Precision	Е	Bit I	Dat	а	Cycle*	
	(µs)		(µs)	(µs)	., ( 55 – 1)	(Bits)	3	2	1	0	(µs)	
0	0.1	0	6.4	1638.4	1. Always low (or high) (DADR = H'0001 to	14					1638.4	
					H'03FD)  2. (Data value) × T  (DADR = H'0401 to  H'FFFD)	12			0	0	409.6	
						10	0	0	0	0	102.4	
		1	25.6	1638.4	1. Always low (or high) (DADR = H'0003 to	14					1638.4	
					H'00FF)	12			0	0	409.6	
					2. (Data value) × T (DADR = H'0103 to H'FFFF)	10	0	0	0	0	102.4	
1	0.2	0	12.8	3276.8	1. Always low (or high) (DADR = H'0001 to	14					3276.8	
					H'03FD)	12			0	0	819.2	
					2. (Data value) × T		_		_	_	2010	
					(DADR = H'0401 to H'FFFD)	10	0	0	0	0	204.8	
		1	51.2	3276.8	1. Always low (or high) (DADR = H'0003 to	14					3276.8	
					H'00FF)	12			0	0	819.2	
					2. (Data value) × T							
					(DADR = H'0103 to H'FFFF)	10	0	0	0	0	204.8	

Note: \* This column indicates the conversion cycle when specific DADR bits are fixed.

- 1. OS = 0 (DADR corresponds to  $T_1$ )
  - a. CFS = 0 [base cycle = resolution (T)  $\times$  64]




Figure 10.4 (1) Output Waveform

b. CFS = 1 [base cycle = resolution (T)  $\times$  256]




Figure 10.4 (2) Output Waveform

- 2. OS = 1 (DADR corresponds to  $T_{H}$ )
  - a. CFS = 0 [base cycle = resolution (T)  $\times$  64]




Figure 10.4 (3) Output Waveform

b. CFS = 1 [base cycle = resolution (T)  $\times$  256]




Figure 10.4 (4) Output Waveform



# Section 11 16-Bit Free-Running Timer

### 11.1 Overview

The H8S/2169 or H8S/2149 has a single-channel on-chip 16-bit free-running timer (FRT) module that uses a 16-bit free-running counter as a time base. Applications of the FRT module include rectangular-wave output (up to two independent waveforms), input pulse width measurement, and measurement of external clock periods.

#### 11.1.1 Features

The features of the free-running timer module are listed below.

- Selection of four clock sources
  - The free-running counter can be driven by an internal clock source ( $\phi/2$ ,  $\phi/8$ , or  $\phi/32$ ), or an external clock input (enabling use as an external event counter).
- Two independent comparators
  - Each comparator can generate an independent waveform.
- Four input capture channels
  - The current count can be captured on the rising or falling edge (selectable) of an input signal.
  - The four input capture registers can be used separately, or in a buffer mode.
- Counter can be cleared under program control
  - The free-running counters can be cleared on compare-match A.
- Seven independent interrupts
  - Two compare-match interrupts, four input capture interrupts, and one overflow interrupt can be requested independently.
- Special functions provided by automatic addition function
  - The contents of OCRAR and OCRAF can be added to the contents of OCRA automatically, enabling a periodic waveform to be generated without software intervention.
  - The contents of ICRD can be added automatically to the contents of OCRDM × 2, enabling input capture operations in this interval to be restricted.

#### 11.1.2 **Block Diagram**

Figure 11.1 shows a block diagram of the free-running timer.




Figure 11.1 Block Diagram of 16-Bit Free-Running Timer

# 11.1.3 Input and Output Pins

Table 11.1 lists the input and output pins of the free-running timer module.

Table 11.1 Input and Output Pins of Free-Running Timer Module

Name	Abbreviation	I/O	Function
Counter clock input	FTCI	Input	FRC counter clock input
Output compare A	FTOA	Output	Output compare A output
Output compare B	FTOB	Output	Output compare B output
Input capture A	FTIA	Input	Input capture A input
Input capture B	FTIB	Input	Input capture B input
Input capture C	FTIC	Input	Input capture C input
Input capture D	FTID	Input	Input capture D input

# 11.1.4 Register Configuration

Table 11.2 lists the registers of the free-running timer module.

**Table 11.2 Register Configuration** 

Name	Abbreviation	R/W	Initial Value	Address*1
Timer interrupt enable register	TIER	R/W	H'01	H'FF90
Timer control/status register	TCSR	R/(W)*2	H'00	H'FF91
Free-running counter	FRC	R/W	H'0000	H'FF92
Output compare register A	OCRA	R/W	H'FFFF	H'FF94*3
Output compare register B	OCRB	R/W	H'FFFF	H'FF94*3
Timer control register	TCR	R/W	H'00	H'FF96
Timer output compare control register	TOCR	R/W	H'00	H'FF97
Input capture register A	ICRA	R	H'0000	H'FF98*4
Input capture register B	ICRB	R	H'0000	H'FF9A*4
Input capture register C	ICRC	R	H'0000	H'FF9C*4
Input capture register D	ICRD	R	H'0000	H'FF9E
Output compare register AR	OCRAR	R/W	H'FFFF	H'FF98*4
Output compare register AF	OCRAF	R/W	H'FFFF	H'FF9A*4
Output compare register DM	OCRDM	R/W	H'0000	H'FF9C*4
Module stop control register	MSTPCRH	R/W	H'3F	H'FF86
	MSTPCRL	R/W	H'FF	H'FF87

Notes: 1. Lower 16 bits of the address.

- 2. Bits 7 to 1 are read-only; only 0 can be written to clear the flags. Bit 0 is readable/writable.
- OCRA and OCRB share the same address. Access is controlled by the OCRS bit in TOCR.
- 4. ICRA, ICRB, and ICRC share the same addresses with OCRAR, OCRAF, and OCRDM. Access is controlled by the ICRS bit in TOCR.



# 11.2 Register Descriptions

# 11.2.1 Free-Running Counter (FRC)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	0															
II IIIIai vaiue	U	U	U	U	0	0	0	U	U	0	U	U	U	U	U	U
Read/Write	R/W	R/M	RΜ	R/M	RMM	RM	R/M	R/M	RM	R/M	R/M	R/W	R/W	RΜ	R/M	R/M


FRC is a 16-bit readable/writable up-counter that increments on an internal pulse generated from a clock source. The clock source is selected by bits CKS1 and CKS0 in TCR.

FRC can also be cleared by compare-match A.

When FRC overflows from H'FFFF to H'0000, the overflow flag (OVF) in TCSR is set to 1.

FRC is initialized to H'0000 by a reset and in hardware standby mode.

# 11.2.2 Output Compare Registers A and B (OCRA, OCRB)



OCRA and OCRB are 16-bit readable/writable registers, the contents of which are continually compared with the value in the FRC. When a match is detected, the corresponding output compare flags (OCFA or OCFB) is set in TCSR.

In addition, if the output enable bit (OEA or OEB) in TOCR is set to 1, when OCR and FRC values match, the logic level selected by the output level bit (OLVLA or OLVLB) in TOCR is output at the output compare pin (FTOA or FTOB). Following a reset, the FTOA and FTOB output levels are 0 until the first compare-match.

OCR is initialized to H'FFFF by a reset and in hardware standby mode.

### 11.2.3 Input Capture Registers A to D (ICRA to ICRD)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

There are four input capture registers, A to D, each of which is a 16-bit read-only register.

When the rising or falling edge of the signal at an input capture input pin (FTIA to FTID) is detected, the current FRC value is copied to the corresponding input capture register (ICRA to ICRD). At the same time, the corresponding input capture flag (ICFA to ICFD) in TCSR is set to 1. The input capture edge is selected by the input edge select bits (IEDGA to IEDGD) in TCR.

ICRC and ICRD can be used as ICRA and ICRB buffer registers, respectively, and made to perform buffer operations, by means of buffer enable bits A and B (BUFEA, BUFEB) in TCR.

Figure 11.2 shows the connections when ICRC is specified as the ICRA buffer register (BUFEA = 1). When ICRC is used as the ICRA buffer, both rising and falling edges can be specified as transitions of the external input signal by setting IEDGA  $\neq$  IEDGC. When IEDGA = IEDGC, either the rising or falling edge is designated. See table 11.3.

Note: The FRC contents are transferred to the input capture register regardless of the value of the input capture flag (ICF).




Figure 11.2 Input Capture Buffering (Example)

**Table 11.3 Buffered Input Capture Edge Selection (Example)** 

IEDGA	IEDGC	Description
0	0	Captured on falling edge of input capture A (FTIA) (Initial value)
	1	Captured on both rising and falling edges of input capture A (FTIA)
1	0	
	1	Captured on rising edge of input capture A (FTIA)

To ensure input capture, the width of the input capture pulse should be at least 1.5 system clock periods  $(1.5\phi)$ . When triggering is enabled on both edges, the input capture pulse width should be at least 2.5 system clock periods  $(2.5\phi)$ .

ICR is initialized to H'0000 by a reset and in hardware standby mode.

# 11.2.4 Output Compare Registers AR and AF (OCRAR, OCRAF)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	1	1				•	•		•			•	1	1	1	1
Read/Write	RΛΛ	R/M	RΛΛ	RΛΛ	RΛΛ											

OCRAR and OCRAF are 16-bit readable/writable registers.

When the OCRAMS bit in TOCR is set to 1, the operation of OCRA is changed to include the use of OCRAR and OCRAF. The contents of OCRAR and OCRAF are automatically added alternately to OCRA, and the result is written to OCRA. The write operation is performed on the occurrence of compare-match A. In the first compare-match A after the OCRAMS bit is set to 1, OCRAF is added.

The operation due to compare-match A varies according to whether the compare-match follows addition of OCRAR or OCRAF. The value of the OLVLA bit in TOCR is ignored, and 1 is output on a compare-match A following addition of OCRAF, while 0 is output on a compare-match A following addition of OCRAR.

When the OCRA automatically addition function is used, do not set internal clock  $\phi/2$  as the FRC counter input clock together with an OCRAR (or OCRAF) value of H'0001 or less.

OCRAR and OCRAF are initialized to H'FFFF by a reset and in hardware standby mode.

### 11.2.5 Output Compare Register DM (OCRDM)

Bit _	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Read/Write	R	R	R	R	R	R	R	R	R/W								

OCRDM is a 16-bit readable/writable register in which the upper 8 bits are fixed at H'00.

When the ICRDMS bit in TOCR is set to 1 and the contents of OCRDM are other than H'0000, the operation of ICRD is changed to include the use of OCRDM. The point at which input capture D occurs is taken as the start of a mask interval. Next, twice the contents of OCRDM is added to the contents of ICRD, and the result is compared with the FRC value. The point at which the values match is taken as the end of the mask interval. New input capture D events are disabled during the mask interval.

A mask interval is not generated when the ICRDMS bit is set to 1 and the contents of OCRDM are H'0000.

OCRDM is initialized to H'0000 by a reset and in hardware standby mode.

# 11.2.6 Timer Interrupt Enable Register (TIER)

Bit	7	6	5	4	3	2	1	0
	ICIAE	ICIBE	ICICE	ICIDE	OCIAE	OCIBE	OVIE	_
Initial value	0	0	0	0	0	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

TIER is an 8-bit readable/writable register that enables and disables interrupts.

TIER is initialized to H'01 by a reset and in hardware standby mode.

**Bit 7—Input Capture Interrupt A Enable (ICIAE):** Selects whether to request input capture interrupt A (ICIA) when input capture flag A (ICFA) in TCSR is set to 1.



Rev. 3.00 Jan 18, 2006 page 316 of 1044



#### Bit 7

ICIAE	Description	
0	Input capture interrupt request A (ICIA) is disabled	(Initial value)
1	Input capture interrupt request A (ICIA) is enabled	

**Bit 6—Input Capture Interrupt B Enable (ICIBE):** Selects whether to request input capture interrupt B (ICIB) when input capture flag B (ICFB) in TCSR is set to 1.

#### Bit 6

ICIBE	Description	
0	Input capture interrupt request B (ICIB) is disabled	(Initial value)
1	Input capture interrupt request B (ICIB) is enabled	

**Bit 5—Input Capture Interrupt C Enable (ICICE):** Selects whether to request input capture interrupt C (ICIC) when input capture flag C (ICFC) in TCSR is set to 1.

### Bit 5

ICICE	Description	
0	Input capture interrupt request C (ICIC) is disabled	(Initial value)
1	Input capture interrupt request C (ICIC) is enabled	

**Bit 4—Input Capture Interrupt D Enable (ICIDE):** Selects whether to request input capture interrupt D (ICID) when input capture flag D (ICFD) in TCSR is set to 1.

# Bit 4

ICIDE	Description	
0	Input capture interrupt request D (ICID) is disabled	(Initial value)
1	Input capture interrupt request D (ICID) is enabled	

**Bit 3—Output Compare Interrupt A Enable (OCIAE):** Selects whether to request output compare interrupt A (OCIA) when output compare flag A (OCFA) in TCSR is set to 1.

# Bit 3

OCIAE	Description	
0	Output compare interrupt request A (OCIA) is disabled	(Initial value)
1	Output compare interrupt request A (OCIA) is enabled	

Bit 2—Output Compare Interrupt B Enable (OCIBE): Selects whether to request output compare interrupt B (OCIB) when output compare flag B (OCFB) in TCSR is set to 1.

Bit 2

OCIBE	Description	
0	Output compare interrupt request B (OCIB) is disabled	(Initial value)
1	Output compare interrupt request B (OCIB) is enabled	

**Bit 1—Timer Overflow Interrupt Enable (OVIE):** Selects whether to request a free-running timer overflow interrupt (FOVI) when the timer overflow flag (OVF) in TCSR is set to 1.

Bit 1

OVIE	Description	
0	Timer overflow interrupt request (FOVI) is disabled	(Initial value)
1	Timer overflow interrupt request (FOVI) is enabled	

**Bit 0—Reserved:** This bit cannot be modified and is always read as 1.

# 11.2.7 Timer Control/Status Register (TCSR)

Bit	7	6	5	4	3	2	1	0
	ICFA	ICFB	ICFC	ICFD	OCFA	OCFB	OVF	CCLRA
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/W						

Note: \* Only 0 can be written in bits 7 to 1 to clear these flags.

TCSR is an 8-bit register used for counter clear selection and control of interrupt request signals.

TCSR is initialized to H'00 by a reset and in hardware standby mode.

Timing is described in section 11.3, Operation.

Rev. 3.00 Jan 18, 2006 page 318 of 1044

**Bit 7—Input Capture Flag A (ICFA):** This status flag indicates that the FRC value has been transferred to ICRA by means of an input capture signal. When BUFEA = 1, ICFA indicates that the old ICRA value has been moved into ICRC and the new FRC value has been transferred to ICRA.

ICFA must be cleared by software. It is set by hardware, however, and cannot be set by software.



Bit	7
-----	---

ICFA	Description	
0	[Clearing condition]	(Initial value)
	Read ICFA when ICFA = 1, then write 0 in ICFA	
1	[Setting condition]	
	When an input capture signal causes the FRC value to be transferred to	ICRA

**Bit 6—Input Capture Flag B (ICFB):** This status flag indicates that the FRC value has been transferred to ICRB by means of an input capture signal. When BUFEB = 1, ICFB indicates that the old ICRB value has been moved into ICRD and the new FRC value has been transferred to ICRB.

ICFB must be cleared by software. It is set by hardware, however, and cannot be set by software.

Bit 6

ICFB	Description	
0	[Clearing condition]	(Initial value)
	Read ICFB when ICFB = 1, then write 0 in ICFB	
1	[Setting condition]	
	When an input capture signal causes the FRC value to be transferred	to ICRB

**Bit 5—Input Capture Flag C (ICFC):** This status flag indicates that the FRC value has been transferred to ICRC by means of an input capture signal. When BUFEA = 1, on occurrence of the signal transition in FTIC (input capture signal) specified by the IEDGC bit, ICFC is set but data is not transferred to ICRC. Therefore, in buffer operation, ICFC can be used as an external interrupt signal (by setting the ICICE bit to 1).

ICFC must be cleared by software. It is set by hardware, however, and cannot be set by software.

Bit 5

ICFC	Description	
0	[Clearing condition]	(Initial value)
	Read ICFC when ICFC = 1, then write 0 in ICFC	
1	[Setting condition]	
	When an input capture signal is received	

Bit 4—Input Capture Flag D (ICFD): This status flag indicates that the FRC value has been transferred to ICRD by means of an input capture signal. When BUFEB = 1, on occurrence of the signal transition in FTID (input capture signal) specified by the IEDGD bit, ICFD is set but data is not transferred to ICRD. Therefore, in buffer operation, ICFD can be used as an external interrupt by setting the ICIDE bit to 1.

ICFD must be cleared by software. It is set by hardware, however, and cannot be set by software.

Bit 4

ICFD	Description	
0	[Clearing condition]	(Initial value)
	Read ICFD when ICFD = 1, then write 0 in ICFD	
1	[Setting condition]	
	When an input capture signal is received	

Bit 3—Output Compare Flag A (OCFA): This status flag indicates that the FRC value matches the OCRA value. This flag must be cleared by software. It is set by hardware, however, and cannot be set by software.

Bit 3

OCFA	Description	
0	[Clearing condition]	(Initial value)
	Read OCFA when OCFA = 1, then write 0 in OCFA	
1	[Setting condition]	
	When FRC = OCRA	

Bit 2—Output Compare Flag B (OCFB): This status flag indicates that the FRC value matches the OCRB value. This flag must be cleared by software. It is set by hardware, however, and cannot be set by software.

Bit 2

OCFB	Description	
0	[Clearing condition]	(Initial value)
	Read OCFB when OCFB = 1, then write 0 in OCFB	
1	[Setting condition]	
	When FRC = OCRB	

**Bit 1—Timer Overflow Flag (OVF):** This status flag indicates that the FRC has overflowed (changed from H'FFFF to H'0000). This flag must be cleared by software. It is set by hardware, however, and cannot be set by software.

Bit 1

OVF	Description	
0	[Clearing condition]	(Initial value)
	Read OVF when OVF = 1, then write 0 in OVF	
1	[Setting condition]	
	When FRC changes from H'FFFF to H'0000	

**Bit 0—Counter Clear A (CCLRA):** This bit selects whether the FRC is to be cleared at comparematch A (when the FRC and OCRA values match).

Bit 0

CCLRA	Description	
0	FRC clearing is disabled	(Initial value)
1	FRC is cleared at compare-match A	

# 11.2.8 Timer Control Register (TCR)

Bit	7	6	5	4	3	2	1	0
	IEDGA	IEDGB	IEDGC	IEDGD	BUFEA	BUFEB	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TCR is an 8-bit readable/writable register that selects the rising or falling edge of the input capture signals, enables the input capture buffer mode, and selects the FRC clock source.

TCR is initialized to H'00 by a reset and in hardware standby mode

**Bit 7—Input Edge Select A (IEDGA):** Selects the rising or falling edge of the input capture A signal (FTIA).

# Section 11 16-Bit Free-Running Timer

DII /
-------

IEDGA	 Description	
0	Capture on the falling edge of FTIA	(Initial value)
1	Capture on the rising edge of FTIA	

**Bit 6—Input Edge Select B (IEDGB):** Selects the rising or falling edge of the input capture B signal (FTIB).

### Bit 6

IEDGB	Description	
0	Capture on the falling edge of FTIB	(Initial value)
1	Capture on the rising edge of FTIB	

**Bit 5—Input Edge Select C (IEDGC):** Selects the rising or falling edge of the input capture C signal (FTIC).

### Bit 5

IEDGC	Description	
0	Capture on the falling edge of FTIC	(Initial value)
1	Capture on the rising edge of FTIC	

**Bit 4—Input Edge Select D (IEDGD):** Selects the rising or falling edge of the input capture D signal (FTID).

# Bit 4

IEDGD	Description				
0	Capture on the falling edge of FTID	(Initial value)			
1	Capture on the rising edge of FTID				

**Bit 3—Buffer Enable A (BUFEA):** Selects whether ICRC is to be used as a buffer register for ICRA.

# Bit 3

BUFEA	Description	
0	ICRC is not used as a buffer register for input capture A	(Initial value)
1	ICRC is used as a buffer register for input capture A	

Rev. 3.00 Jan 18, 2006 page 322 of 1044

REJ09B0280-0300



**Bit 2—Buffer Enable B (BUFEB):** Selects whether ICRD is to be used as a buffer register for ICRB.

Bit 2

BUFEB	Description	
0	ICRD is not used as a buffer register for input capture B	(Initial value)
1	ICRD is used as a buffer register for input capture B	

Bits 1 and 0—Clock Select (CKS1, CKS0): Select external clock input or one of three internal clock sources for the FRC. External clock pulses are counted on the rising edge of signals input to the external clock input pin (FTCI).

Bit 1	Bit 0		
CKS1	CKS0	Description	
0	0	φ/2 internal clock source	(Initial value)
	1	φ/8 internal clock source	
1	0	φ/32 internal clock source	
	1	External clock source (rising edge)	

# 11.2.9 Timer Output Compare Control Register (TOCR)

Bit	7	6	5	4	3	2	1	0
	ICRDMS	OCRAMS	ICRS	OCRS	OEA	OEB	OLVLA	OLVLB
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TOCR is an 8-bit readable/writable register that enables output from the output compare pins, selects the output levels, switches access between output compare registers A and B, controls the ICRD and OCRA operating mode, and switches access to input capture registers A to C.

TOCR is initialized to H'00 by a reset and in hardware standby mode.

Bit 7—Input Capture D Mode Select (ICRDMS): Specifies whether ICRD is used in the normal operating mode or in the operating mode using OCRDM.

### Bit 7

ICRDMS	Description	
0	The normal operating mode is specified for ICRD	(Initial value)
1	The operating mode using OCRDM is specified for ICRD	

Bit 6—Output Compare A Mode Select (OCRAMS): Specifies whether OCRA is used in the normal operating mode or in the operating mode using OCRAR and OCRAF.

#### Bit 6

OCRAMS	Description	
0	The normal operating mode is specified for OCRA	(Initial value)
1	The operating mode using OCRAR and OCRAF is specified for OCRA	

Bit 5—Input Capture Register Select (ICRS): The same addresses are shared by ICRA and OCRAR, by ICRB and OCRAF, and by ICRC and OCRDM. The ICRS bit determines which registers are selected when the shared addresses are read or written to. The operation of ICRA, ICRB, and ICRC is not affected.

#### Bit 5

ICRS	Description	
0	The ICRA, ICRB, and ICRC registers are selected	(Initial value)
1	The OCRAR, OCRAF, and OCRDM registers are selected	

Bit 4—Output Compare Register Select (OCRS): OCRA and OCRB share the same address. When this address is accessed, the OCRS bit selects which register is accessed. This bit does not affect the operation of OCRA or OCRB.

### Bit 4

OCRS	Description	
0	The OCRA register is selected	(Initial value)
1	The OCRB register is selected	



**Bit 3—Output Enable A (OEA):** Enables or disables output of the output compare A signal (FTOA).

### Bit 3

OEA	 Description	
0	Output compare A output is disabled	(Initial value)
1	Output compare A output is enabled	

**Bit 2—Output Enable B (OEB):** Enables or disables output of the output compare B signal (FTOB).

#### Bit 2

OEB	Description	
0	Output compare B output is disabled	(Initial value)
1	Output compare B output is enabled	

**Bit 1—Output Level A (OLVLA):** Selects the logic level to be output at the FTOA pin in response to compare-match A (signal indicating a match between the FRC and OCRA values). When the OCRAMS bit is 1, this bit is ignored.

# Bit 1


OLVLA	Description	
0	0 output at compare-match A	(Initial value)
1	1 output at compare-match A	

**Bit 0—Output Level B (OLVLB):** Selects the logic level to be output at the FTOB pin in response to compare-match B (signal indicating a match between the FRC and OCRB values).

### Bit 0

OLVLB	Description	
0	0 output at compare-match B	(Initial value)
1	1 output at compare-match B	

### 11.2.10 Module Stop Control Register (MSTPCR)



MSTPCR, comprising two 8-bit readable/writable registers, performs module stop mode control.

When the MSTP13 bit is set to 1, FRT operation is stopped at the end of the bus cycle, and module stop mode is entered. For details, see section 24.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not initialized in software standby mode.

MSTPCRH Bit 5—Module Stop (MSTP13): Specifies the FRT module stop mode.

Bit 5

MSTPCRH	Description	
0	FRT module stop mode is cleared	
1	FRT module stop mode is set	(Initial value)

Rev. 3.00 Jan 18, 2006 page 326 of 1044

# 11.3 Operation

# 11.3.1 FRC Increment Timing

FRC increments on a pulse generated once for each period of the selected (internal or external) clock source.

**Internal Clock:** Any of three internal clocks ( $\phi/2$ ,  $\phi/8$ , or  $\phi/32$ ) created by division of the system clock ( $\phi$ ) can be selected by making the appropriate setting in bits CKS1 and CKS0 in TCR. Figure 11.3 shows the increment timing.




Figure 11.3 Increment Timing with Internal Clock Source

**External Clock:** If external clock input is selected by bits CKS1 and CKS0 in TCR, FRC increments on the rising edge of the external clock signal.

The pulse width of the external clock signal must be at least 1.5 system clock ( $\phi$ ) periods. The counter will not increment correctly if the pulse width is shorter than 1.5 system clock periods.

Figure 11.4 shows the increment timing.




Figure 11.4 Increment Timing with External Clock Source

# 11.3.2 Output Compare Output Timing

When a compare-match occurs, the logic level selected by the output level bit (OLVLA or OLVLB) in TOCR is output at the output compare pin (FTOA or FTOB). Figure 11.5 shows the timing of this operation for compare-match A.




Figure 11.5 Timing of Output Compare A Output

### 11.3.3 FRC Clear Timing

FRC can be cleared when compare-match A occurs. Figure 11.6 shows the timing of this operation.




Figure 11.6 Clearing of FRC by Compare-Match A

### 11.3.4 Input Capture Input Timing

**Input Capture Input Timing:** An internal input capture signal is generated from the rising or falling edge of the signal at the input capture pin, as selected by the corresponding IEDGx (x = A to D) bit in TCR. Figure 11.7 shows the usual input capture timing when the rising edge is selected (IEDGx = 1).




Figure 11.7 Input Capture Signal Timing (Usual Case)

If the upper byte of ICRA/B/C/D is being read when the corresponding input capture signal arrives, the internal input capture signal is delayed by one system clock (φ) period. Figure 11.8 shows the timing for this case.




Figure 11.8 Input Capture Signal Timing (Input Capture Input when ICRA/B/C/D is Read)

**Buffered Input Capture Input Timing:** ICRC and ICRD can operate as buffers for ICRA and ICRB.

Figure 11.9 shows how input capture operates when ICRA and ICRC are used in buffer mode and IEDGA and IEDGC are set to different values (IEDGA = 0 and IEDGC = 1, or IEDG A = 1 and IEDGC = 0), so that input capture is performed on both the rising and falling edges of FTIA.




Figure 11.9 Buffered Input Capture Timing (Usual Case)

When ICRC or ICRD is used as a buffer register, its input capture flag is set by the selected transition of its input capture signal. For example, if ICRC is used to buffer ICRA, when the edge transition selected by the IEDGC bit occurs on the FTIC input capture line, ICFC will be set, and if the ICIEC bit is set, an interrupt will be requested. The FRC value will not be transferred to ICRC, however.

In buffered input capture, if the upper byte of either of the two registers to which data will be transferred (ICRA and ICRC, or ICRB and ICRD) is being read when the input signal arrives, input capture is delayed by one system clock ( $\phi$ ) period. Figure 11.10 shows the timing when BUFEA = 1.




Figure 11.10 Buffered Input Capture Timing (Input Capture Input when ICRA or ICRC is Read)

# 11.3.5 Timing of Input Capture Flag (ICFA to ICFD) Setting

The input capture flag ICFx (x = A to D) is set to 1 by the internal input capture signal. The FRC value is simultaneously transferred to the corresponding input capture register (ICRx). Figure 11.11 shows the timing of this operation.




Figure 11.11 Setting of Input Capture Flag (ICFA/B/C/D)

## 11.3.6 Setting of Output Compare Flags A and B (OCFA, OCFB)

The output compare flags are set to 1 by an internal compare-match signal generated when the FRC value matches the OCRA or OCRB value. This compare-match signal is generated at the last state in which the two values match, just before FRC increments to a new value.

Accordingly, when the FRC and OCR values match, the compare-match signal is not generated until the next period of the clock source. Figure 11.12 shows the timing of the setting of OCFA and OCFB.




Figure 11.12 Setting of Output Compare Flag (OCFA, OCFB)

# 11.3.7 Setting of FRC Overflow Flag (OVF)

The FRC overflow flag (OVF) is set to 1 when FRC overflows (changes from H'FFFF to H'0000). Figure 11.13 shows the timing of this operation.




Figure 11.13 Setting of Overflow Flag (OVF)

#### 11.3.8 Automatic Addition of OCRA and OCRAR/OCRAF

When the OCRAMS bit in TOCR is set to 1, the contents of OCRAR and OCRAF are automatically added to OCRA alternately, and when an OCRA compare-match occurs a write to OCRA is performed. The OCRA write timing is shown in figure 11.14.




Figure 11.14 OCRA Automatic Addition Timing

### 11.3.9 ICRD and OCRDM Mask Signal Generation

When the ICRDMS bit in TOCR is set to 1 and the contents of OCRDM are other than H'0000, a signal that masks the ICRD input capture function is generated.

The mask signal is set by the input capture signal. The mask signal setting timing is shown in figure 11.15.

The mask signal is cleared by the sum of the ICRD contents and twice the OCRDM contents, and an FRC compare-match. The mask signal clearing timing is shown in figure 11.16.




Figure 11.15 Input Capture Mask Signal Setting Timing




Figure 11.16 Input Capture Mask Signal Clearing Timing

# 11.4 Interrupts

The free-running timer can request seven interrupts (three types): input capture A to D (ICIA, ICIB, ICIC, ICID), output compare A and B (OCIA and OCIB), and overflow (FOVI). Each interrupt can be enabled or disabled by an enable bit in TIER. Independent signals are sent to the interrupt controller for each interrupt. Table 11.4 lists information about these interrupts.

**Table 11.4 Free-Running Timer Interrupts** 

Interrupt	Description	<b>DTC Activation</b>	Priority
ICIA	Requested by ICFA	Possible	High
ICIB	Requested by ICFB	Possible	<u> </u>
ICIC	Requested by ICFC	Not possible	
ICID	Requested by ICFD	Not possible	
OCIA	Requested by OCFA	Possible	
OCIB	Requested by OCFB	Possible	
FOVI	Requested by OVF	Not possible	Low

# 11.5 Sample Application

In the example below, the free-running timer is used to generate pulse outputs with a 50% duty cycle and arbitrary phase relationship. The programming is as follows:

- The CCLRA bit in TCSR is set to 1.
- Each time a compare-match interrupt occurs, software inverts the corresponding output level bit in TOCR (OLVLA or OLVLB).




Figure 11.17 Pulse Output (Example)

# 11.6 Usage Notes

Application programmers should note that the following types of contention can occur in the free-running timer.

**Contention between FRC Write and Clear:** If an internal counter clear signal is generated during the state after an FRC write cycle, the clear signal takes priority and the write is not performed.

Figure 11.18 shows this type of contention.




Figure 11.18 FRC Write-Clear Contention

**Contention between FRC Write and Increment:** If an FRC increment pulse is generated during the state after an FRC write cycle, the write takes priority and FRC is not incremented.

Figure 11.19 shows this type of contention.




Figure 11.19 FRC Write-Increment Contention

**Contention between OCR Write and Compare-Match:** If a compare-match occurs during the state after an OCRA or OCRB write cycle, the write takes priority and the compare-match signal is inhibited.

Figure 11.20 shows this type of contention.

If automatic addition of OCRAR/OCRAF to OCRA is selected, and a compare-match occurs in the cycle following the OCRA, OCRAR and OCRAF write cycle, the OCRA, OCRAR and OCRAF write takes priority and the compare-match signal is inhibited. Consequently, the result of the automatic addition is not written to OCRA.

Figure 11.21 shows this timing




Figure 11.20 Contention between OCR Write and Compare-Match (When Automatic Addition Function Is Not Used)




Figure 11.21 Contention between OCRAR/OCRAF Write and Compare-Match (When Automatic Addition Function is Used)


**Switching of Internal Clock and FRC Operation:** When the internal clock is changed, the changeover may cause FRC to increment. This depends on the time at which the clock select bits (CKS1 and CKS0) are rewritten, as shown in table 11.5.

When an internal clock is used, the FRC clock is generated on detection of the falling edge of the internal clock scaled from the system clock ( $\phi$ ). If the clock is changed when the old source is high and the new source is low, as in case no. 3 in table 11.5, the changeover is regarded as a falling edge that triggers the FRC increment clock pulse.

Switching between an internal and external clock can also cause FRC to increment.

Table 11.5 Switching of Internal Clock and FRC Operation

No.	Timing of Switchover by Means of CKS1 and CKS0 Bits	FRC Operation
1	Switching from low to low	Clock before switchover
		Clock after switchover
		FRC clock
		FRC N N+1
		CKS bit rewrite
2	Switching from low to high	Clock before switchover
		Clock after switchover
		FRC clock
		FRC N N + 1 N + 2
		CKS bit rewrite



Note: \* Generated on the assumption that the switchover is a falling edge; FRC is incremented.

# Section 12 8-Bit Timers

## 12.1 Overview


The H8S/2169 or H8S/2149 includes an 8-bit timer module with two channels (TMR0 and TMR1). Each channel has an 8-bit counter (TCNT) and two time constant registers (TCORA and TCORB) that are constantly compared with the TCNT value to detect compare-matches. The 8-bit timer module can be used as a multifunction timer in a variety of applications, such as generation of a rectangular-wave output with an arbitrary duty cycle.

The H8S/2169 or H8S/2149 also has two similar 8-bit timer channels (TMRX and TMRY). These channels can be used in a connected configuration using the timer connection function. TMRX and TMRY have greater input/output and interrupt function related restrictions than TMR0 and TMR1.

#### 12.1.1 Features

- Selection of clock sources
  - TMR0, TMR1: The counter input clock can be selected from six internal clocks and an external clock (enabling use as an external event counter).
  - TMRX, TMRY: The counter input clock can be selected from three internal clocks and an external clock (enabling use as an external event counter).
- Selection of three ways to clear the counters
  - The counters can be cleared on compare-match A or B, or by an external reset signal.
- Timer output controlled by two compare-match signals
  - The timer output signal in each channel is controlled by two independent compare-match signals, enabling the timer to be used for various applications, such as the generation of pulse output or PWM output with an arbitrary duty cycle.
    - (Note: TMRY does not have a timer output pin.)
- Cascading of the two channels (TMR0, TMR1)
  - Operation as a 16-bit timer can be performed using channel 0 as the upper half and channel 1 as the lower half (16-bit count mode).
  - Channel 1 can be used to count channel 0 compare-match occurrences (compare-match count mode).

- Multiple interrupt sources for each channel
  - TMR0, TMR1, TMRY: Two compare-match interrupts and one overflow interrupt can be requested independently.
  - TMRX: One input capture source is available.





### 12.1.2 Block Diagram

Figure 12.1 shows a block diagram of the 8-bit timer module (TMR0 and TMR1).

TMRX and TMRY have a similar configuration, but cannot be cascaded. TMRX also has an input capture function. For details, see section 13, Timer Connection.




Figure 12.1 Block Diagram of 8-Bit Timer Module

# 12.1.3 Pin Configuration

Table 12.1 summarizes the input and output pins of the 8-bit timer module.

**Table 12.1 8-Bit Timer Input and Output Pins** 

Channel	Name	Symbol*	I/O	Function
0	Timer output	TMO0	Output	Output controlled by compare-match
	Timer clock input	TMCI0	Input	External clock input for the counter
	Timer reset input	TMRI0	Input	External reset input for the counter
1	Timer output	TMO1	Output	Output controlled by compare-match
	Timer clock input	TMCI1	Input	External clock input for the counter
	Timer reset input	TMRI1	Input	External reset input for the counter
X	Timer output	TMOX	Output	Output controlled by compare-match
	Timer clock/ reset input	HFBACKI/TMIX (TMCIX/TMRIX)	Input	External clock/reset input for the counter
Y	Timer clock/reset input	VSYNCI/TMIY (TMCIY/TMRIY)	Input	External clock/reset input for the counter

Note: \* The abbreviations TMO, TMCI, and TMRI are used in the text, omitting the channel number.

Channel X and Y I/O pins have the same internal configuration as channels 0 and 1, and therefore the same abbreviations are used.

# 12.1.4 Register Configuration

Table 12.2 summarizes the registers of the 8-bit timer module.

Table 12.2 8-Bit Timer Registers

Channel	Name	Abbreviation*3	R/W	Initial value	Address*1
0	Timer control register 0	TCR0	R/W	H'00	H'FFC8
	Timer control/status register 0	TCSR0	R/(W)*2	H'00	H'FFCA
	Time constant register A0	TCORA0	R/W	H'FF	H'FFCC
	Time constant register B0	TCORB0	R/W	H'FF	H'FFCE
	Time counter 0	TCNT0	R/W	H'00	H'FFD0
1	Timer control register 1	TCR1	R/W	H'00	H'FFC9
	Timer control/status register 1	TCSR1	R/(W)*2	H'10	H'FFCB
	Time constant register A1	TCORA1	R/W	H'FF	H'FFCD
	Time constant register B1	TCORB1	R/W	H'FF	H'FFCF
	Timer counter 1	TCNT1	R/W	H'00	H'FFD1
Common	Serial/timer control register	STCR	R/W	H'00	H'FFC3
	Module stop control register	MSTPCRH	R/W	H'3F	H'FF86
		MSTPCRL	R/W	H'FF	H'FF87
	Timer connection register S	TCONRS	R/W	H'00	H'FFFE
X	Timer control register X	TCRX	R/W	H'00	H'FFF0
	Timer control/status register X	TCSRX	R/(W)*2	H'00	H'FFF1
	Time constant register AX	TCORAX	R/W	H'FF	H'FFF6
	Time constant register BX	TCORBX	R/W	H'FF	H'FFF7
	Timer counter X	TCNTX	R/W	H'00	H'FFF4
	Time constant register C	TCORC	R/W	H'FF	H'FFF5
	Input capture register R	TICRR	R	H'00	H'FFF2
	Input capture register F	TICRF	R	H'00	H'FFF3
Υ	Timer control register Y	TCRY	R/W	H'00	H'FFF0
	Timer control/status register Y	TCSRY	R/(W)*2	H'00	H'FFF1
	Time constant register AY	TCORAY	R/W	H'FF	H'FFF2
	Time constant register BY	TCORBY	R/W	H'FF	H'FFF3
	Timer counter Y	TCNTY	R/W	H'00	H'FFF4
	Timer input select register	TISR	R/W	H'FE	H'FFF5
-					

Notes: 1. Lower 16 bits of the address.

- 2. Only 0 can be written in bits 7 to 5, to clear these flags.
- 3. The abbreviations TCR, TCSR, TCORA, TCORB, and TCNT are used in the text, omitting the channel designation (0, 1, X, or Y).

Each pair of registers for channel 0 and channel 1 comprises a 16-bit register with the upper 8 bits for channel 0 and the lower 8 bits for channel 1, so they can be accessed together by word access. (Access is not divided into two 8-bit accesses.)

In the H8S/2169 or H8S/2149, certain of the channel X and channel Y registers are assigned to the same address. The TMRX/Y bit in TCONRS determines which register is accessed.

# 12.2 Register Descriptions

### 12.2.1 Timer Counter (TCNT)

		TCNT0							TCNT1							
	/															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TCNTX,TCNTY								
Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

Each TCNT is an 8-bit readable/writable up-counter.

TCNT0 and TCNT1 comprise a single 16-bit register, so they can be accessed together by word access.

TCNT increments on pulses generated from an internal or external clock source. This clock source is selected by clock select bits CKS2 to CKS0 in TCR.


TCNT can be cleared by an external reset input signal or compare-match signal. Counter clear bits CCLR1 and CCLR0 in TCR select the method of clearing.

When TCNT overflows from H'FF to H'00, the overflow flag (OVF) in TCSR is set to 1.

The timer counters are initialized to H'00 by a reset and in hardware standby mode.



### 12.2.2 Time Constant Register A (TCORA)



TCORA is an 8-bit readable/writable register.

TCORA0 and TCORA1 comprise a single 16-bit register, so they can be accessed together by word access.

TCORA is continually compared with the value in TCNT. When a match is detected, the corresponding compare-match flag A (CMFA) in TCSR is set. Note, however, that comparison is disabled during the T2 state of a TCORA write cycle.

The timer output can be freely controlled by these compare-match signals and the settings of output select bits OS1 and OS0 in TCSR.

TCORA is initialized to H'FF by a reset and in hardware standby mode.

### 12.2.3 Time Constant Register B (TCORB)

	TCORB0								TCORB1							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	Read/Write R/W															
TCORBX, TO	CORB	Υ														
Bit	7	7	(	6		5	4	4	;	3	2	2		1	(	)
Initial value	1	1		1		1		1	•	1	1	1		1	•	1
Read/Write	R/	W	R	/W	R	/W	R	W	R/	W	R/	W	R	/W	R/	W

TCORB is an 8-bit readable/writable register. TCORB0 and TCORB1 comprise a single 16-bit register, so they can be accessed together by word access.

TCORB is continually compared with the value in TCNT. When a match is detected, the corresponding compare-match flag B (CMFB) in TCSR is set. Note, however, that comparison is disabled during the T2 state of a TCORB write cycle.

The timer output can be freely controlled by these compare-match signals and the settings of output select bits OS3 and OS2 in TCSR.

TCORB is initialized to H'FF by a reset and in hardware standby mode.

### 12.2.4 Timer Control Register (TCR)

Bit	7	6	5	4	3	2	1	0
	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TCR is an 8-bit readable/writable register that selects the clock source and the time at which TCNT is cleared, and enables interrupts.

TCR is initialized to H'00 by a reset and in hardware standby mode.

For details of the timing, see section 12.3, Operation.

**Bit 7—Compare-Match Interrupt Enable B (CMIEB):** Selects whether the CMFB interrupt request (CMIB) is enabled or disabled when the CMFB flag in TCSR is set to 1.

Note that a CMIB interrupt is not requested by TMRX, regardless of the CMIEB value.

### Bit 7

CMIEB	Description	
0	CMFB interrupt request (CMIB) is disabled	(Initial value)
1	CMFB interrupt request (CMIB) is enabled	

**Bit 6—Compare-Match Interrupt Enable A (CMIEA):** Selects whether the CMFA interrupt request (CMIA) is enabled or disabled when the CMFA flag in TCSR is set to 1.

Note that a CMIA interrupt is not requested by TMRX, regardless of the CMIEA value.

Bit 6

CMIEA	Description	
0	CMFA interrupt request (CMIA) is disabled	(Initial value)
1	CMFA interrupt request (CMIA) is enabled	

**Bit 5—Timer Overflow Interrupt Enable (OVIE):** Selects whether the OVF interrupt request (OVI) is enabled or disabled when the OVF flag in TCSR is set to 1.

Note that an OVI interrupt is not requested by TMRX, regardless of the OVIE value.

Bit 5

OVIE	Description	
0	OVF interrupt request (OVI) is disabled	(Initial value)
1	OVF interrupt request (OVI) is enabled	

Bits 4 and 3—Counter Clear 1 and 0 (CCLR1, CCLR0): These bits select the method by which the timer counter is cleared: by compare-match A or B, or by an external reset input.

Bit 4	Bit 3		
CCLR1	CCLR0	 Description	
0	0	Clearing is disabled	(Initial value)
	1	Cleared on compare-match A	
1	0	Cleared on compare-match B	
	1	Cleared on rising edge of external reset input	

Bits 2 to 0—Clock Select 2 to 0 (CKS2 to CKS0): These bits select whether the clock input to TCNT is an internal or external clock.

The input clock can be selected from either six or three clocks, all divided from the system clock  $(\phi)$ . The falling edge of the selected internal clock triggers the count.

When use of an external clock is selected, three types of count can be selected: at the rising edge, the falling edge, and both rising and falling edges.

Some functions differ between channel 0 and channel 1, because of the cascading function.

	TCR			STCR		
	Bit 2	Bit 1	Bit 0	Bit 1	Bit 0	
Channel	CKS2	CKS1	CKS0	ICKS1	ICKS0	Description
0	0	0	0	_	_	Clock input disabled (Initial value)
	0	0	1	_	0	φ/8 internal clock source, counted on the falling edge
	0	0	1	_	1	φ/2 internal clock source, counted on the falling edge
	0	1	0	_	0	φ/64 internal clock source, counted on the falling edge
	0	1	0	_	1	φ/32 internal clock source, counted on the falling edge
	0	1	1	_	0	φ/1024 internal clock source, counted on the falling edge
	0	1	1	_	1	φ/256 internal clock source, counted on the falling edge
	1	0	0	_	_	Counted on TCNT1 overflow signal*
1	0	0	0	_	_	Clock input disabled (Initial value)
	0	0	1	0	_	φ/8 internal clock source, counted on the falling edge
	0	0	1	1	_	φ/2 internal clock source, counted on the falling edge
	0	1	0	0	_	φ/64 internal clock source, counted on the falling edge
	0	1	0	1	_	φ/128 internal clock source, counted on the falling edge
	0	1	1	0	_	φ/1024 internal clock source, counted on the falling edge
	0	1	1	1	_	φ/2048 internal clock source, counted on the falling edge
	1	0	0	_	_	Counted on TCNT0 compare-match A*

**TCR** 

STCR

				31	CIX		
	Bit 2	Bit 1	Bit 0	Bit 1	Bit 0		
Channel	CKS2	CKS1	CKS0	ICKS1	ICKS0	Description	
X	0	0	0	_	_	Clock input disabled (Initial value)	
	0	0	1	_		Counted on $\phi$ internal clock source	
	0	1	0	_	_		
	0	1	1	_	_		
	1	0	0	_	_	Clock input disabled	
Υ	0	0	0	_	_	Clock input disabled (Initial value)	
	0	0	1	_	_	φ/4 internal clock source, counted on the falling edge	
	0	1	0	_	_		
	0	1	1	_	_		
	1	0	0	_	_	Clock input disabled	
Common	1	0	1	_	_	External clock source, counted at rising edge	
	1	1	0	_	_	External clock source, counted at falling edge	
	1	1	1	<ul> <li>— External clock source, counted at both rising a falling edges</li> </ul>			

Note: \* If the clock input of channel 0 is the TCNT1 overflow signal and that of channel 1 is the TCNT0 compare-match signal, no incrementing clock will be generated. Do not use this setting.



# 12.2.5 Timer Control/Status Register (TCSR)

TCSR0								
Bit	7	6	5	4	3	2	1	0
	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1	OS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/W	R/W	R/W	R/W	R/W
TCSR1								
Bit	7	6	5	4	3	2	1	0
	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS0
Initial value	0	0	0	1	0	0	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	_	R/W	R/W	R/W	R/W
TCSRX								
Bit	7	6	5	4	3	2	1	0
	CMFB	CMFA	OVF	ICF	OS3	OS2	OS1	OS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/W	R/W	R/W	R/W
TCSRY								
Bit	7	6	5	4	3	2	1	0
	CMFB	CMFA	OVF	ICIE	OS3	OS2	OS1	OS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/W	R/W	R/W	R/W	R/W

Note: \* Only 0 can be written in bits 7 to 5, and in bit 4 in TCSRX, to clear these flags.

TCSR is an 8-bit register that indicates compare-match and overflow statuses (and input capture status in TMRX only), and controls compare-match output.

TCSR0, TCSRX, and TCSRY are initialized to H'00, and TCSR1 is initialized to H'10, by a reset and in hardware standby mode.

Bit 7—Compare-Match Flag B (CMFB): Status flag indicating whether the values of TCNT and TCORB match.

### Bit 7

CMFB	Description						
0	[Clearing conditions] (Initial va						
	<ul> <li>Read CMFB when CMFB = 1, then write 0 in CMFB</li> </ul>						
	<ul> <li>When the DTC is activated by a CMIB interrupt</li> </ul>						
1	[Setting condition]						
	When TCNT = TCORB						

Bit 6—Compare-match Flag A (CMFA): Status flag indicating whether the values of TCNT and TCORA match.

# Bit 6

CMFA	Description	
0	[Clearing conditions]	(Initial value)
	<ul> <li>Read CMFA when CMFA = 1, then write 0 in CMFA</li> </ul>	
	<ul> <li>When the DTC is activated by a CMIA interrupt</li> </ul>	
1	[Setting condition]	
	When TCNT = TCORA	

Bit 5 — Timer Overflow Flag (OVF): Status flag indicating that TCNT has overflowed (changed from H'FF to H'00).

# Bit 5

OVF	 Description	
0	[Clearing condition]	(Initial value)
	Read OVF when OVF = 1, then write 0 in OVF	
1	[Setting condition]	
	When TCNT overflows from H'FF to H'00	

### TCSR0

**Bit 4—A/D Trigger Enable (ADTE):** Enables or disables A/D converter start requests by compare-match A.

#### Bit 4

ADTE	Description	
0	A/D converter start requests by compare-match A are disabled	(Initial value)
1	A/D converter start requests by compare-match A are enabled	

#### TCSR1

Bit 4—Reserved: This bit cannot be modified and is always read as 1.

#### **TCSRX**

**Bit 4—Input Capture Flag (ICF):** Status flag that indicates detection of a rising edge followed by a falling edge in the external reset signal after the ICST bit in TCONRI has been set to 1.

#### Bit 4

ICF	Description	
0	[Clearing condition]	(Initial value)
	Read ICF when ICF = 1, then write 0 in ICF	
1	[Setting condition]	
	When a rising edge followed by a falling edge is detected in the ex after the ICST bit in TCONRI has been set to 1	ternal reset signal

### **TCSRY**

**Bit 4—Input Capture Interrupt Enable (ICIE):** Selects enabling or disabling of the interrupt request by ICF (ICIX) when the ICF bit in TCSRX is set to 1.

#### Bit 4

ICIE	Description	
0	Interrupt request by ICF (ICIX) is disabled	(Initial value)
1	Interrupt request by ICF (ICIX) is enabled	

Bits 3 to 0—Output Select 3 to 0 (OS3 to OS0): These bits specify how the timer output level is to be changed by a compare-match of TCOR and TCNT.

OS3 and OS2 select the effect of compare-match B on the output level, OS1 and OS0 select the effect of compare-match A on the output level, and both of them can be controlled independently.

Note, however, that priorities are set such that: trigger output > 1 output > 0 output. If comparematches occur simultaneously, the output changes according to the compare-match with the higher priority.

Timer output is disabled when bits OS3 to OS0 are all 0.

After a reset, the timer output is 0 until the first compare-match occurs.

Bit 3	Bit 2					
OS3	OS2	Description				
0	0	No change when compare-match B occurs	(Initial value)			
	1	0 is output when compare-match B occurs				
1	0	1 is output when compare-match B occurs				
	1	Output is inverted when compare-match B occurs (t	toggle output)			

Bit 1	Bit 0		
OS1	OS0	Description	
0	0	No change when compare-match A occurs	(Initial value)
	1	0 is output when compare-match A occurs	
1	0	1 is output when compare-match A occurs	
	1	Output is inverted when compare-match A occurs (t	toggle output)



# 12.2.6 Serial/Timer Control Register (STCR)

Bit	7	6	5	4	3	2	1	0
	IICS	IICX1	IICX0	IICE	FLSHE	_	ICKS1	ICKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

STCR is an 8-bit readable/writable register that controls register access, the IIC operating mode (when the on-chip IIC option is included), and on-chip flash memory and also selects the TCNT input clock.

For details on functions not related to the 8-bit timers, see section 3.2.4, Serial Timer Control Register (STCR), and the descriptions of the relevant modules. If a module controlled by STCR is not used, do not write 1 to the corresponding bit.

STCR is initialized to H'00 by a reset and in hardware standby mode.

**Bits 7 to 4—I**<sup>2</sup>C **Control (IICS, IICX1, IICX0, IICE):** These bits control the operation of the I<sup>2</sup>C bus interface, etc. when the IIC option is included on-chip. See section 3.2.4, Serial Timer Control Register (STCR) and section 16, I<sup>2</sup>C Bus Interface, for details.

**Bit 3—Flash Memory Control Register Enable (FLSHE):** Controls the access of CPU to the flash memory control registers, the power-down mode control registers, and the supporting module control registers. See section 3.2.4, Serial Timer Control Register (STCR).

**Bit 2—Reserved:** Do not write 1 to this bit.

Bits 1 and 0—Internal Clock Select 1 and 0 (ICKS1, ICKS0): These bits, together with bits CKS2 to CKS0 in TCR, select the clock to be input to TCNT. For details, see section 12.2.4, Timer Control Register (TCR).

### 12.2.7 System Control Register (SYSCR)

Bit	7	6	5	4	3	2	1	0
	CS2E	IOSE	INTM1	INTM0	XRST	NMIEG	HIE	RAME
Initial value	0	0	0	0	1	0	0	1
Read/Write	R/W	R/W	R	R/W	R	R/W	R/W	R/W

Only bit 1 is described here. For details on functions not related to the 8-bit timers, see sections 3.2.2 and 5.2.1, System Control Register (SYSCR), and the descriptions of the relevant modules.

**Bit 1—Host Interface Enable (HIE):** Controls CPU access to 8-bit timer (channel X and Y) data registers and control registers, and timer connection control registers.

Bit 1

HIE	Description
0	CPU access to 8-bit timer (channel X and Y) data registers and control (Initial value) registers, and timer connection control registers, is enabled
1	CPU access to 8-bit timer (channel X and Y) data registers and control registers, and timer connection control registers, is disabled


# 12.2.8 Timer Connection Register S (TCONRS)

Bit	7	6	5	4	3	2	1	0
	TMRX/Y	ISGENE	HOMOD1	HOMOD0	VOMOD1	VOMOD0	CLMOD1	CLMOD0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

TCONRS is an 8-bit readable/writable register that controls access to the TMRX and TMRY registers and timer connection operation.

TCONRS is initialized to H'00 by a reset and in hardware standby mode.

**Bit 7—TMRX/TMRY Access Select (TMRX/Y):** The TMRX and TMRY registers can only be accessed when the HIE bit in SYSCR is cleared to 0. Some of the TMRX registers and the TMRY registers are assigned to the same memory space addresses (H'FFF0 to H'FFF5), and the TMRX/Y bit determines which registers are accessed.





Bit 7				Accessib	le Registe	ers		
TMRX/Y	H'FFF0	H'FFF1	H'FFF2	H'FFF3	H'FFF4	H'FFF5	H'FFF6	H'FFF7
0	TMRX	TMRX	TMRX	TMRX	TMRX	TMRX	TMRX	TMRX
(Initial value)	TCRX	TCSRX	TICRR	TICRF	TCNTX	TCORC	TCORAX	TCORBX
1	TMRY	TMRY	TMRY	TMRY	TMRY	TMRY	<del></del>	
	TCRY	TCSRY	TCORAY	TCORBY	TCNTY	TISR		

# 12.2.9 Input Capture Register (TICR) [TMRX Additional Function]

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	_	_		_		_	_	_

TICR is an 8-bit internal register to which the contents of TCNT are transferred on the falling edge of external reset input. The CPU cannot read or write to TICR directly.

The TICR function is used in timer connection. For details, see section 13, Timer Connection.

# 12.2.10 Time Constant Register C (TCORC) [TMRX Additional Function]

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

TCORC is an 8-bit readable/writable register. The sum of the contents of TCORC and TICR is continually compared with the value in TCNT. When a match is detected, a compare-match C signal is generated. Note, however, that comparison is disabled during the T2 state of a TCORC write cycle and a TICR input capture cycle.

TCORC is initialized to H'FF by a reset and in hardware standby mode.

The TCORC function is used in timer connection. For details, see section 13, Timer Connection.

#### Input Capture Registers R and F (TICRR, TICRF) [TMRX Additional Functions] 12.2.11

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

TICRR and TICRF are 8-bit read-only registers. When the ICST bit in TCONRI is set to 1, TICRR and TICRF capture the contents of TCNT successively on the rise and fall of the external reset input. When one capture operation ends, the ICST bit is cleared to 0.

TICRR and TICRF are each initialized to H'00 by a reset and in hardware standby mode.

The TICRR and TICRF functions are used in timer connection. For details, see section 12.3.6, Input Capture Operation and section 13, Timer Connection.

#### 12.2.12 Timer Input Select Register (TISR) [TMRY Additional Function]

Bit	7	6	5	4	3	2	1	0	_
	_	_	_	_	_	_	_	IS	
Initial value	1	1	1	1	1	1	1	0	-
Read/Write	_	_	_	_	_	_	_	R/W	

TISR is an 8-bit readable/writable register that selects the external clock/reset signal source for the counter.


TISR is initialized to H'FE by a reset and in hardware standby mode.

**Bits 7 to 1—Reserved:** Do not write 0 to these bits.

Bit 0—Input Select (IS): Selects the internal synchronization signal (IVG signal) or the timer clock/reset input pin (VSYNCI/TMIY (TMCIY/TMRIY)) as the external clock/reset signal source for the counter.


Bit 0

IS	Description	
0	IVG signal is selected	(Initial value)
1	VSYNCI/TMIY (TMCIY/TMRIY) is selected	





### 12.2.13 Module Stop Control Register (MSTPCR)



MSTPCR comprises two 8-bit readable/writable registers, and is used to perform module stop mode control.

When the MSTP12 bit or MSTP8 bit is set to 1, 8-bit timer operation is halted on channels 0 and 1 or channels X and Y, respectively, and a transition is made to module stop mode. For details, see section 24.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not initialized in software standby mode.

**MSTPCRH Bit 4—Module Stop (MSTP12):** Specifies 8-bit timer (channel 0/1) module stop mode.

## MSTPCRH Bit 4

MSTP12	Description	
0	8-bit timer (channel 0/1) module stop mode is cleared	
1	8-bit timer (channel 0/1) module stop mode is set	(Initial value)

**MSTPCRH Bit 0—Module Stop (MSTP8):** Specifies 8-bit timer (channel X/Y) and timer connection module stop mode.

### MSTPCRH Bit 0

MSTP8	Description	
0	8-bit timer (channel X/Y) and timer connection module stop mode is	s cleared
1	8-bit timer (channel X/Y) and timer connection module stop mode is set	(Initial value)

# 12.3 Operation

## 12.3.1 TCNT Incrementation Timing

TCNT is incremented by input clock pulses (either internal or external).

**Internal Clock:** An internal clock created by dividing the system clock ( $\phi$ ) can be selected by setting bits CKS2 to CKS0 in TCR. Figure 12.2 shows the count timing.




Figure 12.2 Count Timing for Internal Clock Input

**External Clock:** Three incrementation methods can be selected by setting bits CKS2 to CKS0 in TCR: at the rising edge, the falling edge, and both rising and falling edges.

Note that the external clock pulse width must be at least 1.5 states for incrementation at a single edge, and at least 2.5 states for incrementation at both edges. The counter will not increment correctly if the pulse width is less than these values.

Figure 12.3 shows the timing of incrementation at both edges of an external clock signal.




Figure 12.3 Count Timing for External Clock Input

# 12.3.2 Compare-Match Timing

**Setting of Compare-Match Flags A and B (CMFA, CMFB):** The CMFA and CMFB flags in TCSR are set to 1 by a compare-match signal generated when the TCOR and TCNT values match. The compare-match signal is generated at the last state in which the match is true, just before the timer counter is updated.

Therefore, when TCOR and TCNT match, the compare-match signal is not generated until the next incrementation clock input. Figure 12.4 shows this timing.




Figure 12.4 Timing of CMF Setting

**Timer Output Timing:** When compare-match A or B occurs, the timer output changes as specified by the output select bits (OS3 to OS0) in TCSR. Depending on these bits, the output can remain the same, be set to 0, be set to 1, or toggle.

Figure 12.5 shows the timing when the output is set to toggle at compare-match A.




Figure 12.5 Timing of Timer Output

**Timing of Compare-Match Clear:** TCNT is cleared when compare-match A or B occurs, depending on the setting of the CCLR1 and CCLR0 bits in TCR. Figure 12.6 shows the timing of this operation.




Figure 12.6 Timing of Compare-Match Clear

#### 12.3.3 TCNT External Reset Timing

TCNT is cleared at the rising edge of an external reset input, depending on the settings of the CCLR1 and CCLR0 bits in TCR. The width of the clearing pulse must be at least 1.5 states. Figure 12.7 shows the timing of this operation.




Figure 12.7 Timing of Clearing by External Reset Input

## 12.3.4 Timing of Overflow Flag (OVF) Setting

OVF in TCSR is set to 1 when the timer count overflows (changes from H'FF to H'00). Figure 12.8 shows the timing of this operation.




Figure 12.8 Timing of OVF Setting

#### 12.3.5 Operation with Cascaded Connection

If bits CKS2 to CKS0 in either TCR0 or TCR1 are set to B'100, the 8-bit timers of the two channels are cascaded. With this configuration, a single 16-bit timer can be used (16-bit timer mode) or compare-matches of 8-bit channel 0 can be counted by the timer of channel 1 (compare-match count mode). In this case, the timer operates as described below.

**16-Bit Count Mode:** When bits CKS2 to CKS0 in TCR0 are set to B'100, the timer functions as a single 16-bit timer with channel 0 occupying the upper 8 bits and channel 1 occupying the lower 8 bits.

- Setting of compare-match flags
  - The CMF flag in TCSR0 is set to 1 when a 16-bit compare-match occurs.
  - The CMF flag in TCSR1 is set to 1 when a lower 8-bit compare-match occurs.
- Counter clear specification
  - If the CCLR1 and CCLR0 bits in TCR0 have been set for counter clear at compare-match, the 16-bit counter (TCNT0 and TCNT1 together) is cleared when a 16-bit compare-match occurs. The 16-bit counter (TCNT0 and TCNT1 together) is cleared even if counter clear by the TMRI0 pin has also been set.
  - The settings of the CCLR1 and CCLR0 bits in TCR1 are ignored. The lower 8 bits cannot be cleared independently.
- Pin output
  - Control of output from the TMO0 pin by bits OS3 to OS0 in TCSR0 is in accordance with the 16-bit compare-match conditions.
  - Control of output from the TMO1 pin by bits OS3 to OS0 in TCSR1 is in accordance with the lower 8-bit compare-match conditions.

**Compare-Match Count Mode:** When bits CKS2 to CKS0 in TCR1 are B'100, TCNT1 counts compare-match A's for channel 0.

Channels 0 and 1 are controlled independently. Conditions such as setting of the CMF flag, generation of interrupts, output from the TMO pin, and counter clearing are in accordance with the settings for each channel.

**Usage Note:** If the 16-bit count mode and compare-match count mode are set simultaneously, the input clock pulses for TCNT0 and TCNT1 are not generated and thus the counters will stop operating. Simultaneous setting of these two modes should therefore be avoided.



#### 12.3.6 Input Capture Operation

TMRX has input capture registers of TICR, TICRR and TICRF.

Narrow pulse width can be measured with TICRR and TICRF, using capture operation controlled by the ICST bit in the TCONRI register of the timer connection.

When TMRIX detects rising edge and falling edge successively after the ICST bit is set to 1, the value of TCNT at the time is transferred to TICRR and TICRF, respectively.

Input signal to TMRIX can be switched by the setting of the other bits in TCONRI register.

(1) Input capture signal input timing
Timing of the input capture operation is shown in figure 12.9.




Figure 12.9 Timing of Input Capture Operation

If input capture signal is input while TICRR and TICRF is read, the input capture signal delays by one system clock ( $\phi$ ) period internally. Figure 12.10 shows the timing of this operation.




Figure 12.10 Timing of Input Capture Signal (Input capture signal is input during TICRR and TICRF read)

## (2) Selection of the input capture signal input

The input capture signal in TMRX is switched according to the setting of the bits in TCONRI register. Input capture signal selections are shown in figure 12.11 and table 12.3.

For details, see section 13.2.1, Timer Connection Register I (TCONRI).




Figure 12.11 Input Capture Signal selections

**Table 12.3 Input Capture Signal Selection** 

#### **TCONRI**

Bit 4	Bit 7	Bit 6	Bit 3	Bit 1	
ICST	SIMOD1	SIMOD0	HFINV	HIINV	Description
0	_	_	_	_	Input capture function not used
1	0	0	0	_	TMIX pin input selection
			1	_	Inverted TMIX pin input selection
		1	_	0	TMRI1 pin input selection
			_	1	Inverted TMRI1 pin input selection
	1	1	_	0	TMCI1 pin input selection
			_	1	Inverted TMCI1 pin input selection

## 12.4 Interrupt Sources

The TMR0, TMR1, and TMRY 8-bit timers can generate three types of interrupt: compare-match A and B (CMIA and CMIB), and overflow (OVI). TMRX can generate only an ICIX interrupt. An interrupt is requested when the corresponding interrupt enable bit is set in TCR or TCSR. Independent signals are sent to the interrupt controller for each interrupt. It is also possible to activate the DTC by means of CMIA and CMIB interrupts from TMR0, TMR1 and TMRY.

An overview of 8-bit timer interrupt sources is given in tables 12.4 to 12.6.

Table 12.4 TMR0 and TMR1 8-Bit Timer Interrupt Sources

Interrupt source	Description	<b>DTC Activation</b>	Interrupt Priority
CMIA	Requested by CMFA	Possible	High
CMIB	Requested by CMFB	Possible	<b>↑</b>
OVI	Requested by OVF	Not possible	Low

Table 12.5 TMRX 8-Bit Timer Interrupt Source

Interrupt source	Description	DTC Activation
ICIX	Requested by ICF	Not possible

Table 12.6 TMRY 8-Bit Timer Interrupt Sources

Interrupt source	Description	DTC Activation	Interrupt Priority
CMIA	Requested by CMFA	Possible	High
CMIB	Requested by CMFB	Possible	<b>↑</b>
OVI	Requested by OVF	Not possible	Low

# 12.5 8-Bit Timer Application Example

In the example below, the 8-bit timer is used to generate a pulse output with a selected duty cycle, as shown in figure 12.12. The control bits are set as follows:

- In TCR, CCLR1 is cleared to 0 and CCLR0 is set to 1 so that the timer counter is cleared by a TCORA compare-match.
- In TCSR, bits OS3 to OS0 are set to B'0110, causing 1 output at a TCORA compare-match and 0 output at a TCORB compare-match.

With these settings, the 8-bit timer provides output of pulses at a rate determined by TCORA with a pulse width determined by TCORB. No software intervention is required.




Figure 12.12 Pulse Output (Example)

# 12.6 Usage Notes

Application programmers should note that the following kinds of contention can occur in the 8-bit timer module.

#### 12.6.1 Contention between TCNT Write and Clear

If a timer counter clock pulse is generated during the T2 state of a TCNT write cycle, the clear takes priority, so that the counter is cleared and the write is not performed. Figure 12.13 shows this operation.




Figure 12.13 Contention between TCNT Write and Clear

#### 12.6.2 Contention between TCNT Write and Increment

If a timer counter clock pulse is generated during the T2 state of a TCNT write cycle, the write takes priority and the counter is not incremented. Figure 12.14 shows this operation.




Figure 12.14 Contention between TCNT Write and Increment



#### 12.6.3 Contention between TCOR Write and Compare-Match

During the T2 state of a TCOR write cycle, the TCOR write has priority even if a compare-match occurs and the compare-match signal is disabled. Figure 12.15 shows this operation.

With TMRX, an ICR input capture contends with a compare-match in the same way as with a write to TCORC. In this case, the input capture has priority and the compare-match signal is inhibited.




Figure 12.15 Contention between TCOR Write and Compare-Match

#### 12.6.4 Contention between Compare-Matches A and B

If compare-matches A and B occur at the same time, the 8-bit timer operates in accordance with the priorities for the output states set for compare-match A and compare-match B, as shown in table 12.7

**Table 12.7 Timer Output Priorities** 

Output Setting	Priority
Toggle output	High
1 output	<u> </u>
0 output	
No change	Low

#### 12.6.5 Switching of Internal Clocks and TCNT Operation

TCNT may increment erroneously when the internal clock is switched over. Table 12.8 shows the relationship between the timing at which the internal clock is switched (by writing to the CKS1 and CKS0 bits) and the TCNT operation


When the TCNT clock is generated from an internal clock, the falling edge of the internal clock pulse is detected. If clock switching causes a change from high to low level, as shown in no. 3 in table 12.8, a TCNT clock pulse is generated on the assumption that the switchover is a falling edge. This increments TCNT.

Erroneous incrementation can also happen when switching between internal and external clocks.



Table 12.8 Switching of Internal Clock and TCNT Operation

# **Timing of Switchover** by Means of CKS1 and CKS0 Bits **TCNT Clock Operation** No. Switching from low 1 Clock before to low\*1 switchover Clock after switchover TCNT clock Ν N + 1**TCNT** CKS bit rewrite 2 Switching from low to high\*2 Clock before switchover Clock after switchover TCNT clock **TCNT** Ν N + 1N + 2CKS bit rewrite



- Notes: 1. Includes switching from low to stop, and from stop to low.
  - 2. Includes switching from stop to high.
  - 3. Includes switching from high to stop.
  - 4. Generated on the assumption that the switchover is a falling edge; TCNT is incremented.



# Section 13 Timer Connection

#### 13.1 Overview

The H8S/2169 or H8S/2149 allows interconnection between a combination of input signals, the input/output of the single free-running timer (FRT) channel and the three 8-bit timer channels (TMR1, TMRX, and TMRY). This capability can be used to implement complex functions such as PWM decoding and clamp waveform output. All the timers are initially set for independent operation.

#### 13.1.1 Features

The features of the timer connection facility are as follows.

- Five input pins and four output pins, all of which can be designated for phase inversion. Positive logic is assumed for all signals used within the timer connection facility.
- An edge-detection circuit is connected to the input pins, simplifying signal input detection.
- TMRX can be used for PWM input signal decoding and clamp waveform generation.
- An external clock signal divided by TMR1 can be used as the FRT capture input signal.
- An internal synchronization signal can be generated using the FRT and TMRY.
- A signal generated/modified using an input signal and timer connection can be selected and output.

## 13.1.2 Block Diagram

Figure 13.1 shows a block diagram of the timer connection facility.




Figure 13.1 Block Diagram of Timer Connection Facility

# 13.1.3 Input and Output Pins

Table 13.1 lists the timer connection input and output pins.

**Table 13.1** Timer Connection Input and Output Pins

Name	Abbreviation	Input/ Output	Function
Vertical synchronization signal input pin	VSYNCI	Input	Vertical synchronization signal input pin or FTIA input pin/TMIY input pin
Horizontal synchronization signal input pin	HSYNCI	Input	Horizontal synchronization signal input pin or TMCI1 input pin
Composite synchronization signal input pin	CSYNCI	Input	Composite synchronization signal input pin or TMRI1 input pin
Spare vertical synchronization signal input pin	VFBACKI	Input	Spare vertical synchronization signal input pin or FTIB input pin
Spare horizontal synchronization signal input pin	HFBACKI	Input	Spare horizontal synchronization signal input pin or FTCI input pin/TMIX input pin
Vertical synchronization signal output pin	VSYNCO	Output	Vertical synchronization signal output pin or FTOA output pin
Horizontal synchronization signal output pin	HSYNCO	Output	Horizontal synchronization signal output pin or TMO1 output pin
Clamp waveform output pin	CLAMPO	Output	Clamp waveform output pin or FTIC input pin
Blanking waveform output pin	CBLANK	Output	Blanking waveform output pin

## 13.1.4 Register Configuration

Table 13.2 lists the timer connection registers. Timer connection registers can only be accessed when the HIE bit in SYSCR is 0.

**Table 13.2 Register Configuration** 

Name	Abbreviation	R/W	Initial Value	Address*1
Timer connection register I	TCONRI	R/W	H'00	H'FFFC
Timer connection register O	TCONRO	R/W	H'00	H'FFFD
Timer connection register S	TCONRS	R/W	H'00	H'FFFE
Edge sense register	SEDGR	R/(W)*2	H'00*3	H'FFFF
Module stop control register	MSTPRH	R/W	H'3F	H'FF86
	MSTPRL	R/W	H'FF	H'FF87

Notes: 1. Lower 16 bits of the address.

- 2. Bits 7 to 2: Only 0 can be written, to clear the flags.
- 3. Bits 1 and 0: Undefined (reflect the pin states).

# 13.2 Register Descriptions

# 13.2.1 Timer Connection Register I (TCONRI)

Bit	7	6	5	4	3	2	1	0
	SIMOD1	SIMOD0	SCONE	ICST	HFINV	VFINV	HIINV	VIINV
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TCONRI is an 8-bit readable/writable register that controls connection between timers, the signal source for synchronization signal input, phase inversion, etc.

TCONR1 is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 and 6—Input Synchronization Mode Select 1 and 0 (SIMOD1, SIMOD0): These bits select the signal source of the IHI and IVI signals.

Bit 7	Bit 6		Description	
SIMOD1	SIMOD0	Mode	IHI Signal	IVI Signal
0	0	No signal (Initial value)	HFBACKI input	VFBACKI input
	1	S-on-G mode	CSYNCI input	PDC input
1	0	Composite mode	HSYNCI input	PDC input
	1	Separate mode	HSYNCI input	VSYNCI input

**Bit 5—Synchronization Signal Connection Enable (SCONE):** Selects the signal source of the FRT FTI input and the TMR1 TMCI1/TMRI1 input.

Bit 5	Description							
SCONE	Mode	FTIA	FTIB	FTIC	FTID	TMCI1	TMRI1	
0	Normal connection (Initial value)	FTIA input	FTIB input	FTIC input	FTID input	TMCI1 input	TMRI1 input	
1	Synchronization signal connection mode	IVI signal	TMO1 signal	VFBACKI input	IHI signal	IHI signal	IVI inverse signal	

**Bit 4—Input Capture Start Bit (ICST):** The TMRX external reset input (TMRIX) is connected to the IHI signal. TMRX has input capture registers (TICR, TICRR, and TICRF). TICRR and TICRF can measure the width of a short pulse by means of a single capture operation under the control of the ICST bit. When a rising edge followed by a falling edge is detected on TMRIX after the ICST bit is set to 1, the contents of TCNT at those points are captured into TICRR and TICRF, respectively, and the ICST bit is cleared to 0.

Bit 4

ICST	Description	
0	The TICRR and TICRF input capture functions are stopped	(Initial value)
	[Clearing condition] When a rising edge followed by a falling edge is detected on TMRIX	
1	The TICRR and TICRF input capture functions are operating (Waiting for detection of a rising edge followed by a falling edge on TM	ЛRIX)
	[Setting condition] When 1 is written in ICST after reading ICST = 0	

## Bits 3 to 0—Input Synchronization Signal Inversion (HFINV, VFINV, HIINV, VIINV):

These bits select inversion of the input phase of the spare horizontal synchronization signal (HFBACKI), the spare vertical synchronization signal (VFBACKI), the horizontal synchronization signal and composite synchronization signal (HSYNCI, CSYNCI), and the vertical synchronization signal (VSYNCI).

#### Bit 3

HFINV	Description	
0	The HFBACKI pin state is used directly as the HFBACKI input	(Initial value)
1	The HFBACKI pin state is inverted before use as the HFBACKI input	


## Bit 2

VFINV		
0	The VFBACKI pin state is used directly as the VFBACKI input	(Initial value)
1	The VFBACKI pin state is inverted before use as the VFBACKI input	

#### Bit 1

HIINV	Description
0	The HSYNCI and CSYNCI pin states are used directly as the HSYNCI and CSYNCI inputs (Initial value)
1	The HSYNCI and CSYNCI pin states are inverted before use as the HSYNCI and CSYNCI inputs

	<u> </u>	
VIINV	Description	
0	The VSYNCI pin state is used directly as the VSYNCI input	(Initial value)
1	The VSYNCI pin state is inverted before use as the VSYNCI input	





#### 13.2.2 Timer Connection Register O (TCONRO)

Bit	7	6	5	4	3	2	1	0
	HOE	VOE	CLOE	CBOE	HOINV	VOINV	CLOINV	CBOINV
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TCONRO is an 8-bit readable/writable register that controls output signal output, phase inversion, etc.

TCONRO is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 and 4—Output Enable (HOE, VOE, CLOE, CBOE): These bits control enabling/disabling of horizontal synchronization signal (HSYNCO), vertical synchronization signal (VSYNCO), clamp waveform (CLAMPO), and blanking waveform (CBLANK) output. When output is disabled, the state of the relevant pin is determined by the port DR and DDR, FRT, TMR, and PWM settings.

Output enabling/disabling control does not affect the port, FRT, or TMR input functions, but some FRT and TMR input signal sources are determined by the SCONE bit in TCONRI.

#### Bit 7

HOE	Description
0	The P44/TMO1/HIRQ1/HSYNCO pin functions as the P44/TMO1/HIRQ1 pin
	(Initial value)
1	The P44/TMO1/HIRQ1/HSYNCO pin functions as the HSYNCO pin

VOE	Description
0	The P61/FTOA/KIN1/CIN1/VSYNCO pin functions as the P61/FTOA/KIN1/CIN1 pin (Initial value)
	(initial value)
1	The P61/FTOA/KIN1/CIN1/VSYNCO pin functions as the VSYNCO pin

#### Rit 5

Dit 3	
CLOE	Description
0	The P64/FTIC/KIN4/CIN4/CLAMPO pin functions as the P64/FTIC/KIN4/CIN4 pin (Initial value)
1	The P64/FTIC/KIN4/CIN4/CLAMPO pin functions as the CLAMPO pin

#### Bit 4

CBOE	Description	
0	The P27/A15/PW15/CBLANK pin functions as the P27/A15/PW15 pin	(Initial value)
1	In mode 1 (expanded mode with on-chip ROM disabled): The P27/A15/PW15/CBLANK pin functions as the A15 pin	
	In modes 2 and 3 (modes with on-chip ROM enabled): The P27/A15/PW15/CBLANK pin functions as the CBLANK pin	

## Bits 3 to 0—Output Synchronization Signal Inversion (HOINV, VOINV, CLOINV,

**CBOINV):** These bits select inversion of the output phase of the horizontal synchronization signal (HSYNCO), the vertical synchronization signal (VSYNCO), the clamp waveform (CLAMPO), and the blank waveform (CBLANK).

## Bit 3

HOINV	Description	
0	The IHO signal is used directly as the HSYNCO output	(Initial value)
1	The IHO signal is inverted before use as the HSYNCO output	

# Bit 2

VOINV	Description	
0	The IVO signal is used directly as the VSYNCO output	(Initial value)
1	The IVO signal is inverted before use as the VSYNCO output	

CLOINV	Description
0	The CLO signal (CL1, CL2, CL3, or CL4 signal) is used directly as the CLAMPO output (Initial value)
1	The CLO signal (CL1, CL2, CL3, or CL4 signal) is inverted before use as the CLAMPO output



CBOINV	 Description	
0	The CBLANK signal is used directly as the CBLANK output	(Initial value)
1	The CBLANK signal is inverted before use as the CBLANK output	

#### 13.2.3 **Timer Connection Register S (TCONRS)**

Bit	7	6	5	4	3	2	1	0
	TMRX/Y	ISGENE	HOMOD1	HOMOD0	VOMOD1	VOMOD0	CLMOD1	CLMOD0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

TCONRS is an 8-bit readable/writable register that selects 8-bit timer TMRX/TMRY access and the synchronization signal output signal source and generation method.

TCONRS is initialized to H'00 by a reset and in hardware standby mode.

Bit 7—TMRX/TMRY Access Select (TMRX/Y): The TMRX and TMRY registers can only be accessed when the HIE bit in SYSCR is cleared to 0. Some of the TMRX registers and the TMRY registers are assigned to the same memory space addresses (H'FFF0 to H'FFF5), and the TMRX/Y bit determines which registers are accessed.

Bit 7

TMRX/Y	Description	
0	The TMRX registers are accessed at addresses H'FFF0 to H'FFF5	(Initial value)
1	The TMRY registers are accessed at addresses H'FFF0 to H'FFF5	

Bit 6—Internal Synchronization Signal Select (ISGENE): Selects internal synchronization signals (IHG, IVG, and CL4 signals) as the signal sources for the IHO, IVO, and CLO signals.

## Bits 5 and 4—Horizontal Synchronization Output Mode Select 1 and 0 (HOMOD1,

**HOMOD0):** These bits select the signal source and generation method for the IHO signal.

Bit 6	Bit 5	Bit 4	
ISGENE	VOMOD1	VOMOD0	Description
0	0	0	The IHI signal (without 2fH modification) is selected (Initial value)
		1	The IHI signal (with 2fH modification) is selected
	1	0	The CL1 signal is selected
		1	
1	0	0	The IHG signal is selected
		1	
	1	0	
		1	

# Bits 3 and 2—Vertical Synchronization Output Mode Select 1 and 0 (VOMOD1, VOMOD0):

These bits select the signal source and generation method for the IVO signal.

Bit 6	Bit 3	Bit 2					
ISGENE	VOMOD1	VOMOD0	Description				
0	0	0	The IVI signal (without fall modification or IHI synchronization) is selected (Initial value)				
		1	The IVI signal (without fall modification, with IHI synchronization) is selected				
	1	0	The IVI signal (with fall modification, without IHI synchronization) is selected				
		1	The IVI signal (with fall modification and IHI synchronization) is selected				
1	0	0	The IVG signal is selected				
		1					
	1	0					
		1					



Bits 1 and 0—Clamp Waveform Mode Select 1 and 0 (CLMOD1, CLMOD0): These bits select the signal source for the CLO signal (clamp waveform).

Bit 6	Bit 1	Bit 0		
ISGENE	CLMOD1	CLMOD2	 Description	
0	0	0	The CL1 signal is selected	(Initial value)
		1	The CL2 signal is selected	
	1	0	The CL3 signal is selected	
		1	<del></del>	
1	0	0	The CL4 signal is selected	
		1	<del></del>	
	1	0	<del></del>	
		1	<del></del>	

## 13.2.4 Edge Sense Register (SEDGR)

Bit	7	6	5	4	3	2	1	0
	VEDG	HEDG	CEDG	HFEDG	VFEDG	PREQF	IHI	IVI
Initial value	0	0	0	0	0	0	*2	*2
Read/Write	R/(W)*1	R/(W)*1	R/(W)*1	R/(W)*1	R/(W)*1	R/(W)*1	R	R

Notes: 1. Only 0 can be written, to clear the flags.

2. The initial value is undefined since it depends on the pin states.

SEDGR is an 8-bit readable/writable register used to detect a rising edge on the timer connection input pins and the occurrence of 2fH modification, and to determine the phase of the IVI and IHI signals.

The upper 6 bits of SEDGR are initialized to 0 by a reset and in hardware standby mode. The initial value of the lower 2 bits is undefined, since it depends on the pin states.

# Bit 7—VSYNCI Edge (VEDG): Detects a rising edge on the VSYNCI pin.

#### Bit 7

VEDG	Description	
0	[Clearing condition] When 0 is written in VEDG after reading VEDG = 1	(Initial value)
1	[Setting condition] When a rising edge is detected on the VSYNCI pin	

# Bit 6—HSYNCI Edge (HEDG): Detects a rising edge on the HSYNCI pin.

#### Bit 6

HEDG	Description	
0	[Clearing condition] When 0 is written in HEDG after reading HEDG = 1	(Initial value)
1	[Setting condition] When a rising edge is detected on the HSYNCI pin	

# Bit 5—CSYNCI Edge (CEDG): Detects a rising edge on the CSYNCI pin.

## Bit 5

CEDG	Description	
0	[Clearing condition] When 0 is written in CEDG after reading CEDG = 1	(Initial value)
1	[Setting condition] When a rising edge is detected on the CSYNCI pin	

# Bit 4—HFBACKI Edge (HFEDG): Detects a rising edge on the HFBACKI pin.

HFEDG	Description	
0	[Clearing condition] When 0 is written in HFEDG after reading HFEDG = 1	(Initial value)
1	[Setting condition] When a rising edge is detected on the HFBACKI pin	

Bit 3—VFBACKI Edge (VFEDG): Detects a rising edge on the VFBACKI pin.

#### Bit 3

VFEDG	Description	
0	[Clearing condition] When 0 is written in VFEDG after reading VFEDG = 1	(Initial value)
1	[Setting condition] When a rising edge is detected on the VFBACKI pin	

**Bit 2—Pre-Equalization Flag (PREQF):** Detects the occurrence of an IHI signal 2fH modification condition. The generation of a falling/rising edge in the IHI signal during a mask interval is expressed as the occurrence of a 2fH modification condition. For details, see section 13.3.4, IHI Signal 2fH Modification.

#### Bit 2

PREQF	Description	
0	[Clearing condition] When 0 is written in PREQF after reading PREQF = 1	(Initial value)
1	[Setting condition] When an IHI signal 2fH modification condition is detected	

**Bit 1—IHI Signal Level (IHI):** Indicates the current level of the IHI signal. Signal source and phase inversion selection for the IHI signal depends on the contents of TCONRI. Read this bit to determine whether the input signal is positive or negative, then maintain the IHI signal at positive phase by modifying TCONRI.


Bit 1

IHI	Description
0	The IHI signal is low
1	The IHI signal is high

**Bit 0—IVI Signal Level (IVI):** Indicates the current level of the IVI signal. Signal source and phase inversion selection for the IVI signal depends on the contents of TCONRI. Read this bit to determine whether the input signal is positive or negative, then maintain the IVI signal at positive phase by modifying TCONRI.

IVI	Description	
0	The IVI signal is low	
1	The IVI signal is high	

## 13.2.5 Module Stop Control Register (MSTPCR)



MSTPCR, comprising two 8-bit readable/writable registers, performs module stop mode control. When the MSTP13, MSTP12, and MSTP8 bits are set to 1, the 16-bit free-running timer, 8-bit timer channels 0 and 1, and 8-bit timer channels X and Y and timer connection, respectively, halt and enter module stop mode. See section 24.5, Module Stop Mode, for details.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not initialized in software standby mode.

MSTPCRH Bit 5—Module Stop (MSTP13): Specifies FRT module stop mode.

#### MSTPCRH Bit 5

MSTP13	Description	
0	FRT module stop mode is cleared	
1	FRT module stop mode is set	(Initial value)

**MSTPCRH Bit 4—Module Stop (MSTP12):** Specifies 8-bit timer channel 0 and 1 module stop mode.

#### MSTPCRH Bit 4

MSTP12	Description	
0	8-bit timer channel 0 and 1 module stop mode is cleared	
1	8-bit timer channel 0 and 1 module stop mode is set	(Initial value)

**MSTPCRH Bit 0—Module Stop (MSTP8):** Specifies 8-bit timer channel X and Y and timer connection module stop mode.

## MSTPCRH Bit 0

MSTP8	Description	
0	8-bit timer channel X and Y and timer connection module stop mode is cleared	
1	8-bit timer channel X and Y and timer connection module stop mode is (Initial vaset	alue)

# 13.3 Operation

## 13.3.1 PWM Decoding (PDC Signal Generation)

The timer connection facility and TMRX can be used to decode a PWM signal in which 0 and 1 are represented by the pulse width. To do this, a signal in which a rising edge is generated at regular intervals must be selected as the IHI signal.

The timer counter (TCNT) in TMRX is set to count the internal clock pulses and to be cleared on the rising edge of the external reset signal (IHI signal). The value to be used as the threshold for deciding the pulse width is written in TCORB. The PWM decoder contains a delay latch which uses the IHI signal as data and compare-match signal B (CMB) as a clock, and the state of the IHI signal (the result of the pulse width decision) at the compare-match signal B timing after TCNT is reset by the rise of the IHI signal is output as the PDC signal. The pulse width setting using TICRR and TICRF of TMRX can be used to determine the pulse width decision threshold. Examples of TCR and TCORB settings are shown in tables 13.3 and 13.4, and the timing chart is shown in figure 13.2.

**Table 13.3 Examples of TCR Settings** 

Bit(s)	Abbreviation	Contents	Description
7	CMIEB	0	Interrupts due to compare-match and overflow
6	CMIEA	0	are disabled
5	OVIE	0	
4 and 3	CCLR1, CCLR0	11	TCNT is cleared by the rising edge of the external reset signal (IHI signal)
2 to 0	CKS2 to CKS0	001	Incremented on internal clock: φ

Table 13.4 Examples of TCORB (Pulse Width Threshold) Settings

	φ:10 MHz	
H'07	0.8 µs	
H'0F	1.6 µs	
H'1F	3.2 µs	
H'3F	6.4 µs	
H'7F	12.8 µs	




Figure 13.2 Timing Chart for PWM Decoding

## 13.3.2 Clamp Waveform Generation (CL1/CL2/CL3 Signal Generation)

The timer connection facility and TMRX can be used to generate signals with different duty cycles and rising/falling edges (clamp waveforms) in synchronization with the input signal (IHI signal). Three clamp waveforms can be generated: the CL1, CL2, and CL3 signals. In addition, the CL4 signal can be generated using TMRY.

The CL1 signal rises simultaneously with the rise of the IHI signal, and when the CL1 signal is high, the CL2 signal rises simultaneously with the fall of the IHI signal. The fall of both the CL1 and the CL2 signal can be specified by TCORA.

The rise of the CL3 signal can be specified as simultaneous with the sampling of the fall of the IHI signal using the system clock, and the fall of the CL3 signal can be specified by TCORC.

TCNT in TMRX is set to count internal clock pulses and to be cleared on the rising edge of the external reset signal (IHI signal). The CL3 signal can also fall when the IHI signal rises.

The value to be used as the CL1 signal pulse width is written in TCORA. Write a value of H'02 or more in TCORA when internal clock  $\phi$  is selected as the TMRX counter clock, and a value or H'01 or more when  $\phi$ /2 is selected. When internal clock  $\phi$  is selected, the CL1 signal pulse width is (TCORA set value + 3 ± 0.5). When the CL2 signal is used, the setting must be made so that this pulse width is greater than the IHI signal pulse width.

The value to be used as the CL3 signal pulse width is written in TCORC. The TICR register in TMRX captures the value of TCNT at the inverse of the external reset signal edge (in this case, the falling edge of the IHI signal). The timing of the fall of the CL3 signal is determined by the sum of the contents of TICR and TCORC. Caution is required if the rising edge of the IHI signal precedes the fall timing set by the contents of TCORC, since the IHI signal will cause the CL3 signal to fall.

Examples of TMRX TCR settings are the same as those in table 13.3. The clamp waveform timing charts are shown in figures 13.3 and 13.4.

Since the rise of the CL1 and CL2 signals is synchronized with the edge of the IHI signal, and their fall is synchronized with the system clock, the pulse width variation is equivalent to the resolution of the system clock.

Both the rise and the fall of the CL3 signal are synchronized with the system clock and the pulse width is fixed, but there is a variation in the phase relationship with the IHI signal equivalent to the resolution of the system clock.




Figure 13.3 Timing Chart for Clamp Waveform Generation (CL1 and CL2 Signals)




Figure 13.4 Timing Chart for Clamp Waveform Generation (CL3 Signal)

#### 13.3.3 Measurement of 8-Bit Timer Divided Waveform Period

The timer connection facility, TMR1, and the free-running timer (FRT) can be used to measure the period of an IHI signal divided waveform. Since TMR1 can be cleared by a rising edge of the external reset signal (Inverse of the IVI signal), the rise and fall of the IHI signal divided waveform can be virtually synchronized with the IVI signal. This enables period measurement to be carried out efficiently.

To measure the period of an IHI signal divided waveform, TCNT in TMR1 is set to count the external clock (IHI signal) pulses and to be cleared on the rising edge of the external reset signal (Inverse of the IVI signal). The value to be used as the division factor is written in TCORA, and the TMO output method is specified by the OS bits in TCSR. Examples of TCR and TCSR settings are shown in table 13.5, and the timing chart for measurement of the IVI signal and IHI signal divided waveform periods is shown in figure 13.5. The period of the IHI signal divided waveform is given by (ICRD(3) – ICRD(2)) × the resolution.

Table 13.5 Examples of TCR and TCSR Settings

Register	Bit(s)	(s) Abbreviation Content		Description
TCR in TMR1	7	CMIEB	0	Interrupts due to compare-match
	6	CMIEA	0	and overflow are disabled
	5	OVIE	0	_
	4 and 3	CCLR1, CCLR0	11	TCNT is cleared by the rising edge of the external reset signal (Inverse of the IVI signal)
	2 to 0	CKS2 to CKS0	101	TCNT is incremented on the rising edge of the external clock (IHI signal)
TCSR in TMR1	3 to 0	OS3 to OS0	0011	Not changed by compare-match B; output inverted by compare-match A (toggle output): division by 512
			1001	or when TCORB < TCORA, 1 output on compare-match B, and 0 output on compare-match A: division by 256
TCR in FRT	6	IEDGB	0/1	0: FRC value is transferred to ICRB on falling edge of input capture input B (IHI divided signal waveform)
				FRC value is transferred to ICRB on rising edge of input capture input B (IHI divided signal waveform)
	1 and 0	CKS1, CKS0	01	FRC is incremented on internal clock: $\phi/8$
TCSR in FRT	0	CCLRA	0	FRC clearing is disabled




Figure 13.5 Timing Chart for Measurement of IVI Signal and IHI Signal Divided Waveform Periods

## 13.3.4 IHI Signal and 2fH Modification

By using the timer connection FRT, even if there is a part of the IHI signal with twice the frequency, this can be eliminated. In order for this function to operate properly, the duty cycle of the IHI signal must be approximately 30% or less, or approximately 70% or above.

The 8-bit OCRDM contents or twice the OCRDM contents can be added automatically to the data captured in ICRD in the FRT, and compare-matches generated at these points. The interval between the two compare-matches is called a mask interval. A value equivalent to approximately 1/3 the IHI signal period is written in OCRDM. ICRD is set so that capture is performed on the rise of the IHI signal.

Since the IHI signal supplied to the IHO signal selection circuit is normally set on the rise of the IHI signal and reset on the fall, its waveform is the same as that of the original IHI signal. When 2fH modification is selected, IHI signal edge detection is disabled during mask intervals. Capture is also disabled during these intervals.

Examples of FRT TCR settings are shown in table 13.6, and the 2fH modification timing chart is shown in figure 13.6.

Table 13.6 Examples of TCR, TCSR, TCOR, and OCRDM Settings

Register	Bit(s)	Abbreviation	Contents	Description
TCR in FRT	4	IEDGD	1	FRC value is transferred to ICRD on the rising edge of input capture input D (IHI signal)
	1 and 0	CKS1, CKS0	01	FRC is incremented on internal clock: $\phi/8$
TCSR in FRT	0	CCLRA	0	FRC clearing is disabled
TCOR in FRT	7	ICRDMS	1	ICRD is set to the operating mode in which OCRDM is used
OCRDM in FRT	7 to 0	OCRDM7 to 0	H'01 to H'FF	Specifies the period during which ICRD operation is masked




Figure 13.6 2fH Modification Timing Chart

#### 13.3.5 IVI Signal Fall Modification and IHI Synchronization

By using the timer connection TMR1, the fall of the IVI signal can be shifted backward by the specified number of IHI signal waveforms. Also, the fall of the IVI signal can be synchronized with the rise of the IHI signal.

To perform 8-bit timer divided waveform period measurement, TCNT in TMR1 is set to count external clock (IHI signal) pulses, and to be cleared on the rising edge of the external reset signal (inverse of the IVI signal). The number of IHI signal pulses until the fall of the IVI signal is written in TCORB.

Since the IVI signal supplied to the IVO signal selection circuit is normally set on the rise of the IVI signal and reset on the fall, its waveform is the same as that of the original IVI signal. When fall modification is selected, a reset is performed on a TMR1 TCORB compare-match.

The fall of the waveform generated in this way can be synchronized with the rise of the IHI signal, regardless of whether or not fall modification is selected.

Examples of TMR1 TCORB, TCR, and TCSR settings are shown in table 13.7, and the fall modification/IHI synchronization timing chart is shown in figure 13.7.

Table 13.7 Examples of TCR, TCSR, and TCORB Settings

Register	Bit(s)	Abbreviation	Contents	Description
TCR in	7	CMIEB	0	Interrupts due to compare-match and
TMR1	6	CMIEA	0	overflow are disabled
	5	OVIE	0	_
	4 and 3	CCLR1, CCLR0	11	TCNT is cleared by the rising edge of the external reset signal (inverse of the IVI signal)
	2 to 0	CKS2 to CKS0	101	TCNT is incremented on the rising edge of the external clock (IHI signal)
TCSR in TMR1	3 to 0	OS3 to OS0	0011	Not changed by compare-match B; output inverted by compare-match A (toggle output) or
			1001	when TCORB ≤ TCORA, 1 output on compare-match B, 0 output on compare-match A
TCORB in TMR1		H'03 (example)	Compare-match on the 4th (example) rise of the IHI signal after the rise of the inverse of the IVI signal	
			the IHI signal after the rise of the inverse	






Figure 13.7 Fall Modification/IHI Synchronization Timing Chart

#### 13.3.6 Internal Synchronization Signal Generation (IHG/IVG/CL4 Signal Generation)

By using the timer connection FRT and TMRY, it is possible to automatically generate internal signals (IHG and IVG signals) corresponding to the IHI and IVI signals. As the IHG signal is synchronized with the rise of the IVG signal, the IHG signal period must be made a divisor of the IVG signal period in order to keep it constant. In addition, the CL4 signal can be generated in synchronization with the IHG signal.

The contents of OCRA in the FRT are updated by the automatic addition of the contents of OCRAR or OCRAF, alternately, each time a compare-match occurs. A value corresponding to the 0 interval of the IVG signal is written in OCRAR, and a value corresponding to the 1 interval of the IVG signal is written in OCRAF. The IVG signal is set by a compare-match after an OCRAR addition, and reset by a compare-match after an OCRAF addition.

The IHG signal is the TMRY 8-bit timer output. TMRY is set to count internal clock pulses, and to be cleared on TCORA compare-match, to fix the period and set the timer output. TCORB is set so as to reset the timer output. The IVG signal is connected as the TMRY reset input (TMRI), and the rise of the IVG signal can be treated in the same way as a TCORA compare-match.

The CL4 signal is a waveform that rises within one system clock period after the fall of the IHG signal, and has a 1 interval of 6 system clock periods.

Examples of settings of TCORA, TCORB, TCR, and TCSR in TMRY, and OCRAR, OCRAF, TCR, and TOCR in the FRT, are shown in table 13.8, and the IHG signal/IVG signal timing chart is shown in figure 13.8.

Table 13.8 Examples of OCRAR, OCRAF, TOCR, TCORA, TCORB, TCR, and TCSR Settings

Register	Bit(s)	Abbreviation	Contents	Description	
TCR in TMRY	7	CMIEB	0	Interrupts due to compare-match and overflow are disabled	
	6	CMIEA	0		
	5	OVIE	0		
	4 and 3	CCLR1, CCLR0	01	TCNT is cleared by compare-match A	
	2 to 0	CKS2 to CKS0	001	TCNT is incremented on internal clock: $\phi/4$	
TCSR in	3 to 0	OS3 to OS0	0110	0 output on compare-match B 1 output on compare-match A	
TMRY					
TOCRA in TMRY			H'3F (example)	IHG signal period = $\phi \times 256$	
TOCRB in TMRY			H'03 (example)	IHG signal 1 interval = $\phi \times 16$	
TCR in FRT	1 and 0	CKS1, CKS0	01	FRC is incremented on internal clock: φ/8	
OCRAR in FRT			H'7FEF (example)	IVG signal 0 interval = φ × 262016	IVG signal period = $\phi \times 262144$ (1024 times IHG signal)
OCRAF in FRT			H'000F (example)	IVG signal 1 interval = $\phi \times 128$	
TOCR in FRT	6	OCRAMS	1	OCRA is set to the operating mode in which OCRAR and OCRAF are used	





Figure 13.8 IVG Signal/IHG Signal/CL4 Signal Timing Chart

### 13.3.7 HSYNCO Output

With the HSYNCO output, the meaning of the signal source to be selected and use or non-use of modification varies according to the IHI signal source and the waveform required by external circuitry. The meaning of the HSYNCO output in each mode is shown in table 13.9.

Table 13.9 Meaning of HSYNCO Output in Each Mode

Mode	IHI Signal	IHO Signal	Meaning of IHO Signal		
No signal	HFBACKI input	IHI signal (without 2fH modification)	HFBACKI input is output directly		
		IHI signal (with 2fH modification)	Meaningless unless there is a double-frequency part in the HFBACKI input		
		CL1 signal	HFBACKI input 1 interval is changed before output		
		IHG signal	Internal synchronization signal is output		
S-on-G mode	CSYNCI input	IHI signal (without 2fH modification)	CSYNCI input (composite synchronization signal) is output directly		
		IHI signal (with 2fH modification)	Double-frequency part of CSYNCI input (composite synchronization signal) is eliminated before output		
		CL1 signal	CSYNCI input (composite synchronization signal) horizontal synchronization signal part is separated before output		
		IHG signal	Internal synchronization signal is output		
Composite mode	HSYNCI input	IHI signal (without 2fH modification)	HSYNCI input (composite synchronization signal) is output directly		
		IHI signal (with 2fH modification)	Double-frequency part of HSYNCI input (composite synchronization signal) is eliminated before output		
		CL1 signal	HSYNCI input (composite synchronization signal) horizontal synchronization signal part is separated before output		
		IHG signal	Internal synchronization signal is output		
Separate mode	HSYNCI input	IHI signal (without 2fH modification)	HSYNCI input (horizontal synchronization signal) is output directly		
		IHI signal (with 2fH modification)	Meaningless unless there is a double-frequency part in the HSYNCI input (horizontal synchronization signal)		
		CL1 signal	HSYNCI input (horizontal synchronization signal) 1 interval is changed before output		
		IHG signal	Internal synchronization signal is output		





### 13.3.8 VSYNCO Output

With the VSYNCO output, the meaning of the signal source to be selected and use or non-use of modification varies according to the IVI signal source and the waveform required by external circuitry. The meaning of the VSYNCO output in each mode is shown in table 13.10.

Table 13.10 Meaning of VSYNCO Output in Each Mode

Mode	IVI Signal	IVO Signal	Meaning of IVO Signal
No signal	VFBACKI input	IVI signal (without fall modification or IHI synchronization)	VFBACKI input is output directly
		IVI signal (without fall modification, with IHI synchronization)	Meaningless unless VFBACKI input is synchronized with HFBACKI input
		IVI signal (with fall modification, without IHI synchronization)	VFBACKI input fall is modified before output
		IVI signal (with fall modification and IHI synchronization)	VFBACKI input fall is modified and signal is synchronized with HFBACKI input before output
		IVG signal	Internal synchronization signal is output
S-on-G mode or composite mode	PDC signal	IVI signal (without fall modification or IHI synchronization)	CSYNCI/HSYNCI input (composite synchronization signal) vertical synchronization signal part is separated before output
		IVI signal (without fall modification, with IHI synchronization)	CSYNCI/HSYNCI input (composite synchronization signal) vertical synchronization signal part is separated, and signal is synchronized with CSYNCI/HSYNCI input before output
		IVI signal (with fall modification, without IHI synchronization)	CSYNCI/HSYNCI input (composite synchronization signal) vertical synchronization signal part is separated, and fall is modified before output
		IVI signal (with fall modification and IHI synchronization)	CSYNCI/HSYNCI input (composite synchronization signal) vertical synchronization signal part is separated, fall is modified, and signal is synchronized with CSYNCI/HSYNCI input before output
		IVG signal	Internal synchronization signal is output

Mode	IVI Signal	IVO Signal	Meaning of IVO Signal
Separate mode	VSYNCI input	IVI signal (without fall modification or IHI synchronization)	VSYNCI input (vertical synchronization signal) is output directly
		IVI signal (without fall modification, with IHI synchronization)	Meaningless unless VSYNCI input (vertical synchronization signal) is synchronized with HSYNCI input (horizontal synchronization signal)
		IVI signal (with fall modification, without IHI synchronization)	VSYNCI input (vertical synchronization signal) fall is modified before output
		IVI signal (with fall modification and IHI synchronization)	VSYNCI input (vertical synchronization signal) fall is modified and signal is synchronized with HSYNCI input (horizontal synchronization signal) before output
		IVG signal	Internal synchronization signal is output

### 13.3.9 CBLANK Output

Using the signals generated/selected with timer connection, it is possible to generate a waveform based on the composite synchronization signal (blanking waveform).

One kind of blanking waveform is generated by combining HFBACKI and VFBACKI inputs, with the phase polarity made positive by means of bits HFINV and VFINV in TCONRI, with the IVO signal.

The composition logic is shown in figure 13.9.




Figure 13.9 CBLANK Output Waveform Generation

## Section 14 Watchdog Timer (WDT)

### 14.1 Overview

The H8S/2169 or H8S/2149 has an on-chip watchdog timer with two channels (WDT0, WDT1) for monitoring system operation. The WDT outputs an overflow signal (RESO) if a system crash prevents the CPU from writing to the timer counter, allowing it to overflow. At the same time, the WDT can also generate an internal reset signal or internal NMI interrupt signal.

When this watchdog function is not needed, the WDT can be used as an interval timer. In interval timer mode, an interval timer interrupt is generated each time the counter overflows.

#### 14.1.1 Features

WDT features are listed below.

- Switchable between watchdog timer mode and interval timer mode
- Internal reset or internal interrupt generated when the timer counter overflows
  - WOVI interrupt generation in interval timer mode
  - Choice of internal reset or NMI interrupt generation in watchdog timer mode
- RESO output in watchdog timer mode
  - In watchdog timer mode, a low-level signal is output from the RESO pin when the counter overflows (when internal reset is selected)
- Choice of 8 (WDT0) or 16 (WDT1) counter input clocks
  - Maximum WDT interval: system clock period × 131072 × 256
  - Subclock can be selected for the WDT1 input counter
     Maximum interval when the subclock is selected: subclock period × 256 × 256

#### 14.1.2 Block Diagram

Figures 14.1 (a) and (b) show block diagrams of WDT0 and WDT1.




Figure 14.1 (a) Block Diagram of WDT0




Figure 14.1 (b) Block Diagram of WDT1

### 14.1.3 Pin Configuration

Table 14.1 describes the WDT input pin.

Table 14.1 WDT Pin

Name	Symbol	I/O	Function
Reset output pin	RESO	Output	Watchdog timer mode counter overflow signal output
External subclock input pin	EXCL	Input	WDT1 prescaler counter input clock

#### 14.1.4 Register Configuration

The WDT has four registers, as summarized in table 14.2. These registers control clock selection, WDT mode switching, the reset signal, etc.

Table 14.2 WDT Registers

					Add	ress*1
Channel	Name	Abbreviation	R/W	Initial Value	Write*2	Read
0	Timer control/status register 0	TCSR0	R/(W)*3	H'00	H'FFA8	H'FFA8
	Timer counter 0	TCNT0	R/W	H'00	H'FFA8	H'FFA9
1	Timer control/status register 1	TCSR1	R/(W)*3	H'00	H'FFEA	H'FFEA
	Timer counter 1	TCNT1	R/W	H'00	H'FFEA	H'FFEB
Common	System control register	SYSCR	R/W	H'09	H'FFC4	H'FFC4

Notes: 1. Lower 16 bits of the address.

- 2. For details of write operations, see section 14.2.4, Notes on Register Access.
- 3. Only 0 can be written in bit 7, to clear the flag.

### 14.2 Register Descriptions

### **14.2.1** Timer Counter (TCNT)

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

TCNT is an 8-bit readable/writable\* up-counter.

When the TME bit is set to 1 in TCSR, TCNT starts counting pulses generated from the internal clock source selected by bits CKS2 to CKS0 in TCSR. When the count overflows (changes from H'FF to H'00), the OVF flag in TCSR is set to 1. Watchdog timer overflow signal ( $\overline{RESO}$ ) output, an internal reset, NMI interrupt, interval timer interrupt (WOVI), etc., can be generated, depending on the mode selected by the WT/ $\overline{IT}$  bit and RST/ $\overline{NMI}$  bit.

TCNT is initialized to H'00 by a reset, in hardware standby mode, or when the TME bit is cleared to 0. It is not initialized in software standby mode.

Note: \* TCNT is write-protected by a password to prevent accidental overwriting. For details see section 14.2.4, Notes on Register Access.

### 14.2.2 Timer Control/Status Register (TCSR)

#### TCSR0

Bit	7	6	5	4	3	2	1	0
	OVF	WT/ <del>IT</del>	TME	RSTS	RST/NMI	CKS2	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: \* Only 0 can be written, to clear the flag.

#### TCSR1

Bit	7	6	5	4	3	2	1	0
	OVF	WT/ <del>IT</del>	TME	PSS	RST/NMI	CKS2	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: \* Only 0 can be written, to clear the flag.

TCSR is an 8-bit readable/writable\* register. Its functions include selecting the clock source to be input to TCNT, and the timer mode.

TCSR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Note: \* TCSR is write-protected by a password to prevent accidental overwriting. For details see section 14.2.4, Notes on Register Access.

**Bit 7—Overflow Flag (OVF):** A status flag that indicates that TCNT has overflowed from H'FF to H'00.

#### Bit 7

OVF	Description
0	[Clearing conditions]
	Write 0 in the TME bit     (Initial value)
	<ul> <li>Read TCSR when OVF = 1*, then write 0 in OVF</li> </ul>
1	[Setting condition]
	When TCNT overflows (changes from H'FF to H'00) (When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset.)
Note:	When OVF flag is polled and the interval timer interrupt is disabled, OVF=1 must be read at last twice.

**Bit 6—Timer Mode Select (WT/TT):** Selects whether the WDT is used as a watchdog timer or interval timer. If used as an interval timer, the WDT generates an interval timer interrupt request (WOVI) when TCNT overflows. If used as a watchdog timer, the WDT generates a reset or NMI interrupt when TCNT overflows. When internal reset is selected in watchdog timer mode, a low-level signal is output from the RESO pin.

#### Bit 6

WT/IT	Description
0	Interval timer mode: Sends the CPU an interval timer interrupt request (WOVI) when TCNT overflows (Initial value)
1	Watchdog timer mode: Generates a reset or NMI interrupt when TCNT overflows
	At the same time, a low-level signal is output from the $\overline{\text{RESO}}$ pin (when internal reset is selected)

Bit 5—Timer Enable (TME): Selects whether TCNT runs or is halted.

#### Bit 5

TME	Description	
0	TCNT is initialized to H'00 and halted	(Initial value)
1	TCNT counts	

TCSR0 Bit 4—Reset Select (RSTS): Reserved. This bit should not be set to 1.

TCSR1 Bit 4—Prescaler Select (PSS): Selects the input clock source for TCNT in WDT1. For details, see the description of the CKS2 to CKS0 bits below.

Bit 4

PSS	Description	
0	TCNT counts φ-based prescaler (PSM) divided clock pulses	(Initial value)
1	TCNT counts $\varphi_{\text{\tiny SUB}}\text{-based prescaler (PSS)}$ divided clock pulses	

**Bit 3—Reset or NMI (RST/NMI):** Specifies whether an internal reset or NMI interrupt is requested on TCNT overflow in watchdog timer mode.

Bit 3

RST/NMI	Description	
0	An NMI interrupt is requested	(Initial value)
1	An internal reset is requested	

Bits 2 to 0—Clock Select 2 to 0 (CKS2 to CKS0): These bits select an internal clock source, obtained by dividing the system clock  $(\phi)$ , or subclock  $(\phi_{SUB})$  for input to TCNT.

• WDT0 input clock selection

Bit 2	Bit 1	Bit 0	Description			
CKS2	CKS1	CKS0	Clock	Overflow Period* (when φ = 10 MHz)		
0	0	0	φ/2 (Initial value)	51.2 µs		
		1	ф/64	1.6 ms		
	1	0	ф/128	3.2 ms		
		1	φ/512	13.1 ms		
1	0	0	ф/2048	52.4 ms		
		1	ф/8192	209.7 ms		
	1	0	ф/32768	838.9 ms		
		1	ф/131072	3.36 s		

Note: \* The overflow period is the time from when TCNT starts counting up from H'00 until overflow occurs.

### • WDT1 input clock selection

Bit 4	Bit 2	Bit 1	Bit 0		Description
PSS	CKS2	CKS1	CKS0	Clock	Overflow Period* (when $\phi$ = 10 MHz and $\phi_{SUB}$ = 32.768 kHz)
0	0	0	0	φ/2 (Initial value)	51.2 μs
			1	φ/64	1.6 ms
		1	0	ф/128	3.2 ms
			1	φ/512	13.1 ms
	1	0	0	φ/2048	52.4 ms
			1	φ/8192	209.7 ms
		1	0	ф/32768	838.9 ms
			1	ф/131072	3.36 s
1	0	0	0	φ <sub>SUB</sub> /2	15.6 ms
			1	φ <sub>SUB</sub> /4	31.3 ms
		1	0	φ <sub>SUB</sub> /8	62.5 ms
			1	ф <sub>ѕ∪в</sub> /16	125 ms
	1	0	0	φ <sub>SUB</sub> /32	250 ms
			1	φ <sub>SUB</sub> /64	500 ms
		1	0	φ <sub>SUB</sub> /128	1 s
			1	φ <sub>SUB</sub> /256	2 s

Note: \* The overflow period is the time from when TCNT starts counting up from H'00 until overflow occurs.

### 14.2.3 System Control Register (SYSCR)

Bit	7	6	5	4	3	2	1	0
	CS2E	IOSE	INTM1	INTM0	XRST	NMIEG	HIE	RAME
Initial value	0	0	0	0	1	0	0	1
Read/Write	R/W	R/W	R	R/W	R	R/W	R/W	R/W

Only bit 3 is described here. For details on functions not related to the watchdog timer, see sections 3.2.2 and 5.2.1, System Control Register (SYSCR), and the descriptions of the relevant modules.

**Bit 3—External Reset (XRST):** Indicates the reset source. When the watchdog timer is used, a reset can be generated by watchdog timer overflow in addition to external reset input. XRST is a read-only bit. It is set to 1 by an external reset, and when the RST/NMI bit is 1, is cleared to 0 by an internal reset due to watchdog timer overflow.

Bit 3

XRST	Description	
0	Reset is generated by watchdog timer overflow	
1	Reset is generated by external reset input	(Initial value)

### 14.2.4 Notes on Register Access

The watchdog timer's TCNT and TCSR registers differ from other registers in being more difficult to write to. The procedures for writing to and reading these registers are given below.

Writing to TCNT and TCSR (Example of WDT0): These registers must be written to by a word transfer instruction. They cannot be written to with byte transfer instructions.

Figure 14.2 shows the format of data written to TCNT and TCSR. TCNT and TCSR both have the same write address. For a write to TCNT, the upper byte of the written word must contain H'5A and the lower byte must contain the write data. For a write to TCSR, the upper byte of the written word must contain H'A5 and the lower byte must contain the write data. This transfers the write data from the lower byte to TCNT or TCSR.




Figure 14.2 Format of Data Written to TCNT and TCSR (Example of WDT0)

**Reading TCNT and TCSR (Example of WDT0):** These registers are read in the same way as other registers. The read addresses are H'FFA8 for TCSR, and H'FFA9 for TCNT.

### 14.3 Operation

#### 14.3.1 Watchdog Timer Operation

To use the WDT as a watchdog timer, set the WT/IT and TME bits in TCSR to 1. Software must prevent TCNT overflows by rewriting the TCNT value (normally by writing H'00) before overflow occurs. This ensures that TCNT does not overflow while the system is operating normally. If TCNT overflows without being rewritten because of a system crash or other error, an internal reset or NMI interrupt request is generated.

When the RST/ $\overline{\text{NMI}}$  bit is set to 1, the chip is reset for 518 system clock periods (518  $\phi$ ) by a counter overflow, and at the same time a low-level signal is output from the  $\overline{\text{RESO}}$  pin for 132 states. This is illustrated in figure 14.3. The system can be reset using this  $\overline{\text{RESO}}$  signal.

When the RST/ $\overline{\text{NMI}}$  bit cleared to 0, an NMI interrupt request is generated by a counter overflow. In this case, the  $\overline{\text{RESO}}$  output signal remains high.

An internal reset request from the watchdog timer and reset input from the  $\overline{RES}$  pin are handled via the same vector. The reset source can be identified from the value of the XRST bit in SYSCR.

If a reset caused by an input signal from the  $\overline{RES}$  pin and a reset caused by WDT overflow occur simultaneously, the  $\overline{RES}$  pin reset has priority, and the XRST bit in SYSCR is set to 1.

An NMI interrupt request from the watchdog timer and an interrupt request from the NMI pin are handled via the same vector. Simultaneous handling of a watchdog timer NMI interrupt request and an NMI pin interrupt request must therefore be avoided.






Figure 14.3 Operation in Watchdog Timer Mode (RST/ $\overline{NMI} = 1$ )

### 14.3.2 Interval Timer Operation

To use the WDT as an interval timer, clear the WT/ $\overline{\text{IT}}$  bit in TCSR to 0 and set the TME bit to 1. An interval timer interrupt (WOVI) is generated each time TCNT overflows, provided that the WDT is operating as an interval timer, as shown in figure 14.4. This function can be used to generate interrupt requests at regular intervals.




Figure 14.4 Operation in Interval Timer Mode

#### 14.3.3 Timing of Setting of Overflow Flag (OVF)

The OVF flag is set to 1 if TCNT overflows during interval timer operation. At the same time, an interval timer interrupt (WOVI) is requested. This timing is shown in figure 14.5.

If NMI request generation is selected in watchdog timer mode, when TCNT overflows the OVF bit in TCSR is set to 1 and at the same time an NMI interrupt is requested.




Figure 14.5 Timing of OVF Setting

#### **RESO** Signal Output Timing 14.3.4

When TCNT overflows in watchdog timer mode, the OVF bit is set to 1 in TCSR. If the RST/NMI bit is 1 at this time, an internal reset signal is generated for the entire chip, and at the same time a low-level signal is output from the  $\overline{RESO}$  pin. The timing is shown in figure 14.6.




Figure 14.6 **RESO** Signal Output Timing

#### 14.4 **Interrupts**

During interval timer mode operation, an overflow generates an interval timer interrupt (WOVI). The interval timer interrupt is requested whenever the OVF flag is set to 1 in TCSR. OVF must be cleared to 0 in the interrupt handling routine. When NMI interrupt request generation is selected in watchdog timer mode, an overflow generates an NMI interrupt request.

### 14.5 Usage Notes

### 14.5.1 Contention between Timer Counter (TCNT) Write and Increment

If a timer counter clock pulse is generated during the  $T_2$  state of a TCNT write cycle, the write takes priority and the timer counter is not incremented. Figure 14.7 shows this operation.




Figure 14.7 Contention between TCNT Write and Increment

#### 14.5.2 Changing Value of CKS2 to CKS0

If bits CKS2 to CKS0 in TCSR are written to while the WDT is operating, errors could occur in the incrementation. Software must stop the watchdog timer (by clearing the TME bit to 0) before changing the value of bits CKS2 to CKS0.

#### 14.5.3 Switching between Watchdog Timer Mode and Interval Timer Mode

If the mode is switched from watchdog timer to interval timer, or vice versa, while the WDT is operating, errors could occur in the incrementation. Software must stop the watchdog timer (by clearing the TME bit to 0) before switching the mode.

### 14.5.4 System Reset by **RESO** Signal

If the  $\overline{RESO}$  output signal is input to the chip's  $\overline{RES}$  pin, the chip will not be initialized correctly. Ensure that the  $\overline{RESO}$  signal is not logically input to the chip's  $\overline{RES}$  pin. When resetting the entire system with the  $\overline{RESO}$  signal, use a circuit such as that shown in figure 14.8.




Figure 14.8 Sample Circuit for System Reset by RESO Signal

# 14.5.5 Counter Value in Transitions between High-Speed Mode, Subactive Mode, and Watch Mode

If the mode is switched between high-speed mode and subactive mode or between high-speed mode and watch mode when WDT1 is used as a realtime clock counter, an error will occur in the counter value when the internal clock is switched.

When the mode is switched from high-speed mode to subactive mode or watch mode, the increment timing is delayed by approximately 2 or 3 clock cycles when the WDT1 control clock is switched from the main clock to the subclock.

Also, since the main clock oscillator is halted during subclock operation, when the mode is switched from watch mode or subactive mode to high-speed mode, the clock is not supplied until internal oscillation stabilizes. As a result, after oscillation is started, counter incrementing is halted during the oscillation stabilization time set by bits STS2 to STS0 in SBYCR, and there is a corresponding discrepancy in the counter value.

Caution is therefore required when using WDT1 as the realtime clock counter.

No error occurs in the counter value while WDT1 is operating in the same mode.

### 14.5.6 OVF Flag Clear Condition

To clear OVF flag in WOVI handling routine, read TCSR when OVF=1, then write with 0 to OVF, as stated above.

When WOVI is masked and OVF flag is poling, if contention between OVF flag set and TCSR read is occurred, OVF=1 is read but OVF can not be cleared by writing with 0 to OVF. In this case, reading TCSR when OVF=1 two times meet the requirements of OVF clear condition. Please read TCSR when OVF=1 two times before writing with 0 to OVF.

LOOP	BTST.B	#7,@TCSR	; OVF flag read
	BEQ	LOOP	; if OVF=1, exit from loop
	MOV.B	@TCSR,R0L	; OVF=1 read again
	MOV.W	#H'A521,R0	; OVF flag clear
	MOV.W	R0,@TCSR	; :



## Section 15 Serial Communication Interface (SCI, IrDA)

#### 15.1 Overview

The H8S/2169 or H8S/2149 is equipped with a 3-channel serial communication interface (SCI). The SCI can handle both asynchronous and clocked synchronous serial communication. A function is also provided for serial communication between processors (multiprocessor communication function).

One of the three SCI channels can transmit and receive IrDA communication waveforms based on IrDA specification version 1.0.

#### 15.1.1 Features

SCI features are listed below.

- Choice of asynchronous or synchronous serial communication mode Asynchronous mode
  - Serial data communication is executed using an asynchronous system in which
    synchronization is achieved character by character
     Serial data communication can be carried out with standard asynchronous communication
    chips such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous
    Communication Interface Adapter (ACIA)
  - A multiprocessor communication function is provided that enables serial data communication with a number of processors
  - Choice of 12 serial data transfer formats

Data length: 7 or 8 bits Stop bit length: 1 or 2 bits

Parity: Even, odd, or none

Multiprocessor bit: 1 or 0

— Receive error detection: Parity, overrun, and framing errors

— Break detection: Break can be detected by reading the RxD pin level

directly in case of a framing error

Synchronous mode

- Serial data communication is synchronized with a clock
  - Serial data communication can be carried out with other chips that have a synchronous communication function
- One serial data transfer format

Data length: 8 bits

- Receive error detection: Overrun errors detected
- Full-duplex communication capability
  - The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously
  - Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data
- LSB-first or MSB-first transfer can be selected
  - This selection can be made regardless of the communication mode (with the exception of 7-bit data transfer in asynchronous mode)\*

Note: \* LSB-first transfer is used in the examples in this section.

- Built-in baud rate generator allows any bit rate to be selected
- Choice of serial clock source: internal clock from baud rate generator or external clock from SCK pin
- · Capability of transmit and receive clock output
  - The P86/SCK and P42/SCK2 pins are CMOS type outputs
  - The P52/SCK0 pin is an NMOS push-pull type output (When using the P52/SCK pin as an output, an external pull-up resistor must be connected in order to output high level)
- Four interrupt sources
  - Four interrupt sources (transmit-data-empty, transmit-end, receive-data-full, and receive error) that can issue requests independently
  - The transmit-data-empty interrupt and receive-data-full interrupt can activate the data transfer controller (DTC) to execute data transfer



#### 15.1.2 Block Diagram

Figure 15.1 shows a block diagram of the SCI.




Figure 15.1 Block Diagram of SCI

### 15.1.3 Pin Configuration

Table 15.1 shows the serial pins used by the SCI.

Table 15.1 SCI Pins

Channel	Pin Name	Symbol*	I/O	Function
0	Serial clock pin 0	SCK0	I/O	SCI0 clock input/output
	Receive data pin 0	RxD0	Input	SCI0 receive data input
	Transmit data pin 0	TxD0	Output	SCI0 transmit data output
1	Serial clock pin 1	SCK1	I/O	SCI1 clock input/output
	Receive data pin 1	RxD1	Input	SCI1 receive data input
	Transmit data pin 1	TxD1	Output	SCI1 transmit data output
2	Serial clock pin 2	SCK2	I/O	SCI2 clock input/output
	Receive data pin 2	RxD2/IrRxD	Input	SCI2 receive data input (normal/IrDA)
	Transmit data pin 2	TxD2/IrTxD	Output	SCI2 transmit data output (normal/IrDA)

Note: \* The abbreviations SCK, RxD, and TxD are used in the text, omitting the channel number.

### 15.1.4 Register Configuration

The SCI has the internal registers shown in table 15.2. These registers are used to specify asynchronous mode or synchronous mode, the data format, and the bit rate, and to control the transmitter/receiver.

Table 15.2 SCI Registers

Channel	Name	Abbreviation	R/W	Initial Value	Address*1
0	Serial mode register 0	SMR0	R/W	H'00	H'FFD8*3
	Bit rate register 0	BRR0	R/W	H'FF	H'FFD9*3
	Serial control register 0	SCR0	R/W	H'00	H'FFDA
	Transmit data register 0	TDR0	R/W	H'FF	H'FFDB
	Serial status register 0	SSR0	R/(W)*2	H'84	H'FFDC
	Receive data register 0	RDR0	R	H'00	H'FFDD
	Serial interface mode register 0	SCMR0	R/W	H'F2	H'FFDE*3
1	Serial mode register 1	SMR1	R/W	H'00	H'FF88*3
	Bit rate register 1	BRR1	R/W	H'FF	H'FF89*3
	Serial control register 1	SCR1	R/W	H'00	H'FF8A
	Transmit data register 1	TDR1	R/W	H'FF	H'FF8B
	Serial status register 1	SSR1	R/(W)*2	H'84	H'FF8C
	Receive data register 1	RDR1	R	H'00	H'FF8D
	Serial interface mode register 1	SCMR1	R/W	H'F2	H'FF8E*3
2	Serial mode register 2	SMR2	R/W	H'00	H'FFA0*3
	Bit rate register 2	BRR2	R/W	H'FF	H'FFA1*3
	Serial control register 2	SCR2	R/W	H'00	H'FFA2
	Transmit data register 2	TDR2	R/W	H'FF	H'FFA3
	Serial status register 2	SSR2	R/(W)*2	H'84	H'FFA4
	Receive data register 2	RDR2	R	H'00	H'FFA5
	Serial interface mode register 2	SCMR2	R/W	H'F2	H'FFA6*3
	Keyboard comparator control register	KBCOMP	R/W	H'00	H'FEE4
Common	Module stop control register	MSTPCRH	R/W	H'3F	H'FF86
		MSTPCRL	R/W	H'FF	H'FF87

Notes: 1. Lower 16 bits of the address.

- 2. Only 0 can be written, to clear flags.
- 3. Some serial communication interface registers are assigned to the same addresses as other registers. In this case, register selection is performed by the IICE bit in the serial timer control register (STCR).

### 15.2 Register Descriptions

### 15.2.1 Receive Shift Register (RSR)

Bit	7	6	5	4	3	2	1	0
Read/Write	_	_	_	_	_	_	_	_

RSR is a register used to receive serial data.

The SCI sets serial data input from the RxD pin in RSR in the order received, starting with the LSB (bit 0), and converts it to parallel data. When one byte of data has been received, it is transferred to RDR automatically.

RSR cannot be directly read or written to by the CPU.

#### 15.2.2 Receive Data Register (RDR)

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

RDR is a register that stores received serial data.

When the SCI has received one byte of serial data, it transfers the received serial data from RSR to RDR where it is stored, and completes the receive operation. After this, RSR is receive-enabled.

Since RSR and RDR function as a double buffer in this way, continuous receive operations can be performed.

RDR is a read-only register, and cannot be written to by the CPU.

RDR is initialized to H'00 by a reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

#### 15.2.3 Transmit Shift Register (TSR)




TSR is a register used to transmit serial data.

To perform serial data transmission, the SCI first transfers transmit data from TDR to TSR, then sends the data to the TxD pin starting with the LSB (bit 0).

When transmission of one byte is completed, the next transmit data is transferred from TDR to TSR, and transmission started, automatically. However, data transfer from TDR to TSR is not performed if the TDRE bit in SSR is set to 1.

TSR cannot be directly read or written to by the CPU.

### 15.2.4 Transmit Data Register (TDR)



TDR is an 8-bit register that stores data for serial transmission.

When the SCI detects that TSR is empty, it transfers the transmit data written in TDR to TSR and starts serial transmission. Continuous serial transmission can be carried out by writing the next transmit data to TDR during serial transmission of the data in TSR.

TDR can be read or written to by the CPU at all times.

TDR is initialized to H'FF by a reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

#### 15.2.5 Serial Mode Register (SMR)

Bit	7	6	5	4	3	2	1	0
	C/A	CHR	PE	O/E	STOP	MP	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SMR is an 8-bit register used to set the SCI's serial transfer format and select the baud rate generator clock source.

SMR can be read or written to by the CPU at all times.

SMR is initialized to H'00 by a reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

Bit 7—Communication Mode ( $\overline{C/A}$ ): Selects asynchronous mode or synchronous mode as the SCI operating mode.

#### Bit 7

C/Ā	Description	
0	Asynchronous mode	(Initial value)
1	Synchronous mode	

Bit 6—Character Length (CHR): Selects 7 or 8 bits as the data length in asynchronous mode. In synchronous mode, a fixed data length of 8 bits is used regardless of the CHR setting.

#### Bit 6

CHR	Description	
0	8-bit data	(Initial value)
1	7-bit data*	

When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted, and LSB-Note: first/MSB-first selection is not available.



**Bit 5—Parity Enable (PE):** In asynchronous mode, selects whether or not parity bit addition is performed in transmission, and parity bit checking in reception. In synchronous mode, or when a multiprocessor format is used, parity bit addition and checking is not performed, regardless of the PE bit setting.

#### Bit 5

PE		Description	
0		Parity bit addition and checking disabled	(Initial value)
1		Parity bit addition and checking enabled*	
Note:	When the PE bit is set to 1, the parity (even or odd) specified by the O/E bit is added to transmit data before transmission. In reception, the parity bit is checked for the parity (even or odd) specified by the O/E bit.		

Bit 4—Parity Mode  $(O/\overline{E})$ : Selects either even or odd parity for use in parity addition and checking.

The  $O/\overline{E}$  bit setting is only valid when the PE bit is set to 1, enabling parity bit addition and checking, in asynchronous mode. The  $O/\overline{E}$  bit setting is invalid in synchronous mode, when parity bit addition and checking is disabled in asynchronous mode, and when a multiprocessor format is used.

#### Bit 4

O/E	Description	
0	Even parity*1	(Initial value)
1	Odd parity*2	

Notes: 1. When even parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is even.

In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is even.

 When odd parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is odd.
 In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is odd.

**Bit 3—Stop Bit Length (STOP):** Selects 1 or 2 bits as the stop bit length in asynchronous mode. The STOP bit setting is only valid in asynchronous mode. If synchronous mode is set the STOP bit setting is invalid since stop bits are not added.

STOP	Description	
0	1 stop bit*1	(Initial value)
1	2 stop bits*2	

Notes: 1. In transmission, a single 1 bit (stop bit) is added to the end of a transmit character before it is sent.

2. In transmission, two 1 bits (stop bits) are added to the end of a transmit character before it is sent.

In reception, only the first stop bit is checked, regardless of the STOP bit setting. If the second stop bit is 1, it is treated as a stop bit; if it is 0, it is treated as the start bit of the next transmit character.

Bit 2—Multiprocessor Mode (MP): Selects multiprocessor format. When multiprocessor format is selected, the PE bit and  $O/\overline{E}$  bit parity settings are invalid. The MP bit setting is only valid in asynchronous mode; it is invalid in synchronous mode.

For details of the multiprocessor communication function, see section 15.3.3, Multiprocessor Communication Function.

Bit 2

MP	Description	
0	Multiprocessor function disabled	(Initial value)
1	Multiprocessor format selected	

Bits 1 and 0—Clock Select 1 and 0 (CKS1, CKS0): These bits select the clock source for the baud rate generator. The clock source can be selected from  $\phi$ ,  $\phi/4$ ,  $\phi/16$ , and  $\phi/64$ , according to the setting of bits CKS1 and CKS0.

For the relation between the clock source, the bit rate register setting, and the baud rate, see section 15.2.8, Bit Rate Register (BRR).

Bit 0		
CKS0	Description	
0	φ clock	(Initial value)
1	φ/4 clock	
0	φ/16 clock	
1	φ/64 clock	
	0 1	CKS0         Description           0         φ clock           1         φ/4 clock           0         φ/16 clock

#### 15.2.6 Serial Control Register (SCR)

Bit	7	6	5	4	3	2	1	0
	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SCR is a register that performs enabling or disabling of SCI transfer operations, serial clock output in asynchronous mode, and interrupt requests, and selection of the serial clock source.

SCR can be read or written to by the CPU at all times.

SCR is initialized to H'00 by a reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

**Bit 7—Transmit Interrupt Enable (TIE):** Enables or disables transmit-data-empty interrupt (TXI) request generation when serial transmit data is transferred from TDR to TSR and the TDRE flag in SSR is set to 1.

#### Bit 7

TIE		Description	
0		Transmit-data-empty interrupt (TXI) request disabled*	(Initial value)
1		Transmit-data-empty interrupt (TXI) request enabled	
Note:	*	* TXI interrupt request cancellation can be performed by reading 1 from the TDRE flag then clearing it to 0, or clearing the TIE bit to 0.	

**Bit 6—Receive Interrupt Enable (RIE):** Enables or disables receive-data-full interrupt (RXI) request and receive-error interrupt (ERI) request generation when serial receive data is transferred from RSR to RDR and the RDRF flag in SSR is set to 1.

#### Bit 6

RIE		Description	
0 Receive-data-full interrupt (RXI) request and receive-error disabled*		Receive-data-full interrupt (RXI) request and receive-error interrupt (ERI) request disabled* (Initial values)	ue)
1		Receive-data-full interrupt (RXI) request and receive-error interrupt (ERI) request enabled	
Note:	*	RXI and ERI interrupt request cancellation can be performed by reading 1 from the RDRF, FER, PER, or ORER flag, then clearing the flag to 0, or clearing the RIE bit to	0.

Bit 5—Transmit Enable (TE): Enables or disables the start of serial transmission by the SCI.

#### Bit 5

TE	Description	
0	Transmission disabled*1	(Initial value)
1	Transmission enabled*2	

Notes: 1. The TDRE flag in SSR is fixed at 1.

2. In this state, serial transmission is started when transmit data is written to TDR and the TDRE flag in SSR is cleared to 0.

SMR setting must be performed to decide the transmission format before setting the TE bit to 1.

Bit 4—Receive Enable (RE): Enables or disables the start of serial reception by the SCI.

#### Bit 4

RE	Description	
0	Reception disabled*1	(Initial value
1	Reception enabled*2	

Notes: 1. Clearing the RE bit to 0 does not affect the RDRF, FER, PER, and ORER flags, which retain their states.

2. Serial reception is started in this state when a start bit is detected in asynchronous mode or serial clock input is detected in synchronous mode.

SMR setting must be performed to decide the reception format before setting the RE bit to 1.

**Bit 3—Multiprocessor Interrupt Enable (MPIE):** Enables or disables multiprocessor interrupts. The MPIE bit setting is only valid in asynchronous mode when receiving with the MP bit in SMR set to 1.

The MPIE bit setting is invalid in synchronous mode or when the MP bit is cleared to 0.

MPIE	Description					
0	Multiprocessor interrupts disabled (normal reception performed) (Initial va	lue)				
	[Clearing conditions]	[Clearing conditions]				
	When the MPIE bit is cleared to 0					
	<ul> <li>When data with MPB = 1 is received</li> </ul>					
1	Multiprocessor interrupts enabled*					
	Receive interrupt (RXI) requests, receive-error interrupt (ERI) requests, and setting of the RDRF, FER, and ORER flags in SSR are disabled until data with the multiprocessor bit set to 1 is received.	I				
Note:	* When receive data including MPB = 0 is received, receive data transfer from RSR to RDR, receive error detection, and setting of the RDRF, FER, and ORER flags in SSR is not performed. When receive data with MPB = 1 is received, the MPB bit in SSR is set to 1, the MPIE bit is cleared to 0 automatically, and generation of RXI and ERI interrupts (when the TIE and RIE bits in SCR are set to 1) and FER and ORER flag setting is enabled.					

Bit 2—Transmit End Interrupt Enable (TEIE): Enables or disables transmit-end interrupt (TEI) request generation if there is no valid transmit data in TDR when the MSB is transmitted.

Bit 2

TEIE	 Description	
0	Transmit-end interrupt (TEI) request disabled*	(Initial value)
1	Transmit-end interrupt (TEI) request enabled*	
Note:	* TEI cancellation can be performed by reading 1 fro clearing it to 0 and clearing the TEND flag to 0, or	3 ,

Bits 1 and 0—Clock Enable 1 and 0 (CKE1, CKE0): These bits are used to select the SCI clock source and enable or disable clock output from the SCK pin. The combination of the CKE1 and CKE0 bits determines whether the SCK pin functions as an I/O port, the serial clock output pin, or the serial clock input pin.

The setting of the CKE0 bit, however, is only valid for internal clock operation (CKE1 = 0) in asynchronous mode. The CKE0 bit setting is invalid in synchronous mode, and in the case of external clock operation (CKE1 = 1). The setting of bits CKE1 and CKE0 must be carried out before the SCI's operating mode is determined using SMR.

For details of clock source selection, see table 15.9.

Bit 1	Bit 0		
CKE1	CKE0	Description	
0	0	Asynchronous mode	Internal clock/SCK pin functions as I/O port*1
		Synchronous mode	Internal clock/SCK pin functions as serial clock output*1
	1	Asynchronous mode	Internal clock/SCK pin functions as clock output*2
		Synchronous mode	Internal clock/SCK pin functions as serial clock output
1	0	Asynchronous mode	External clock/SCK pin functions as clock input*3
		Synchronous mode	External clock/SCK pin functions as serial clock input
	1	Asynchronous mode	External clock/SCK pin functions as clock input*3
		Synchronous mode	External clock/SCK pin functions as serial clock input

Notes: 1. Initial value

- 2. Outputs a clock of the same frequency as the bit rate.
- 3. Inputs a clock with a frequency 16 times the bit rate.

### 15.2.7 Serial Status Register (SSR)

Bit	7	6	5	4	3	2	1	0
	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
Initial value	1	0	0	0	0	1	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/W

Note: \* Only 0 can be written, to clear the flag.

SSR is an 8-bit register containing status flags that indicate the operating status of the SCI, and multiprocessor bits.

SSR can be read or written to by the CPU at all times. However, 1 cannot be written to flags TDRE, RDRF, ORER, PER, and FER. Also note that in order to clear these flags they must be read as 1 beforehand. The TEND flag and MPB flag are read-only flags and cannot be modified.

SSR is initialized to H'84 by a reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

Bit 7—Transmit Data Register Empty (TDRE): Indicates that data has been transferred from TDR to TSR and the next serial data can be written to TDR.

#### Bit 7

TDRE	Description
0	[Clearing conditions]
	<ul> <li>When 0 is written in TDRE after reading TDRE = 1</li> </ul>
	<ul> <li>When the DTC is activated by a TXI interrupt and writes data to TDR</li> </ul>
1	[Setting conditions] (Initial value)
	When the TE bit in SCR is 0
	<ul> <li>When data is transferred from TDR to TSR and data can be written to TDR</li> </ul>

Bit 6—Receive Data Register Full (RDRF): Indicates that the received data is stored in RDR.

Bit 6	
RDRF	Description
0	[Clearing conditions] (Initial value)
	<ul> <li>When 0 is written in RDRF after reading RDRF = 1</li> </ul>
	<ul> <li>When the DTC is activated by an RXI interrupt and reads data from RDR</li> </ul>
1	[Setting condition]
	When serial reception ends normally and receive data is transferred from RSR to RDR
Note:	RDR and the RDRF flag are not affected and retain their previous values when an error is detected during reception or when the RE bit in SCR is cleared to 0.
	If reception of the next data is completed while the RDRF flag is still set to 1, an overrun

error will occur and the receive data will be lost.

Rev. 3.00 Jan 18, 2006 page 439 of 1044

REJ09B0280-0300

Bit 5—Overrun Error (ORER): Indicates that an overrun error occurred during reception, causing abnormal termination.

#### Bit 5

ORER	Description	
0	[Clearing condition]	(Initial value)*1
	When 0 is written in ORER after reading ORER = 1	
1	[Setting condition]	
	When the next serial reception is completed while RDRF = 1*2	
NI-t 4	The ODED then is not affected and notifice its non-investment to the	DE 1.1. 00D :

Notes: 1. The ORER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.

2. The receive data prior to the overrun error is retained in RDR, and the data received subsequently is lost. Also, subsequent serial reception cannot be continued while the ORER flag is set to 1. In synchronous mode, serial transmission cannot be continued, either.

Bit 4—Framing Error (FER): Indicates that a framing error occurred during reception in asynchronous mode, causing abnormal termination.

#### Bit 4

שוני ד		
FER	Description	
0	[Clearing condition]	(Initial value)*1
	When 0 is written in FER after reading FER = 1	
1	[Setting condition]	
	When the SCI checks the stop bit at the end of the receive data w and the stop bit is 0 $^{\ast 2}$	hen reception ends,
Notes: 1	<ol> <li>The FER flag is not affected and retains its previous state when the cleared to 0.</li> </ol>	RE bit in SCR is

cleared to 0.

2. In 2-stop-bit mode, only the first stop bit is checked for a value of 0; the second stop bit is not checked. If a framing error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Also, subsequent serial reception cannot be continued while the FER flag is set to 1. In synchronous mode, serial transmission cannot be continued, either.

Bit 3—Parity Error (PER): Indicates that a parity error occurred during reception using parity addition in asynchronous mode, causing abnormal termination.

#### Bit 3

PER	Description	
0	[Clearing condition]	(Initial value)*1
	When 0 is written in PER after reading PER = 1	
1	[Setting condition]	
	When, in reception, the number of 1 bits in the receive data plumatch the parity setting (even or odd) specified by the $O/\overline{E}$ bit in	

Notes: 1. The PER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.

2. If a parity error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Also, subsequent serial reception cannot be continued while the PER flag is set to 1. In synchronous mode, serial transmission cannot be continued, either.

Bit 2—Transmit End (TEND): Indicates that there is no valid data in TDR when the last bit of the transmit character is sent, and transmission has been ended.

The TEND flag is read-only and cannot be modified.

#### Bit 2

TEND	Description
0	[Clearing conditions]
	<ul> <li>When 0 is written in TDRE after reading TDRE = 1</li> </ul>
	<ul> <li>When the DTC is activated by a TXI interrupt and writes data to TDR</li> </ul>
1	[Setting conditions] (Initial value)
	When the TE bit in SCR is 0
	• When TDRE = 1 at transmission of the last bit of a 1-byte serial transmit character

**Bit 1—Multiprocessor Bit (MPB):** When reception is performed using a multiprocessor format in asynchronous mode, MPB stores the multiprocessor bit in the receive data.

MPB is a read-only bit, and cannot be modified.

Bit 1

MPB		Description	
0		[Clearing condition] When data with a 0 multiprocessor bit is received	(Initial value)*
1		[Setting condition] When data with a 1 multiprocessor bit is received	
Note:	*	Retains its previous state when the RE bit in SCR is cleared to 0 format	with multiprocessor


**Bit 0—Multiprocessor Bit Transfer (MPBT):** When transmission is performed using a multiprocessor format in asynchronous mode, MPBT stores the multiprocessor bit to be added to the transmit data.

The MPBT bit setting is invalid when a multiprocessor format is not used, when not transmitting, and in synchronous mode.

Bit 0

MPBT	Description	
0	Data with a 0 multiprocessor bit is transmitted	(Initial value)
1	Data with a 1 multiprocessor bit is transmitted	

#### 15.2.8 Bit Rate Register (BRR)



BRR is an 8-bit register that sets the serial transfer bit rate in accordance with the baud rate generator operating clock selected by bits CKS1 and CKS0 in SMR.

BRR can be read or written to by the CPU at all times.

BRR is initialized to H'FF by a reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

As baud rate generator control is performed independently for each channel, different values can be set for each channel.

Table 15.3 shows sample BRR settings in asynchronous mode, and table 15.4 shows sample BRR settings in synchronous mode.

Table 15.3 BRR Settings for Various Bit Rates (Asynchronous Mode)

# Operating Frequency φ (MHz)

	φ = 2 MHz			ф:	= 2.0971	52 MHz		φ = 2.4576	φ = 3 MHz			
Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	1	141	0.03	1	148	-0.04	1	174	-0.26	1	212	0.03
150	1	103	0.16	1	108	0.21	1	127	0.00	1	155	0.16
300	0	207	0.16	0	217	0.21	0	255	0.00	1	77	0.16
600	0	103	0.16	0	108	0.21	0	127	0.00	0	155	0.16
1200	0	51	0.16	0	54	-0.70	0	63	0.00	0	77	0.16
2400	0	25	0.16	0	26	1.14	0	31	0.00	0	38	0.16
4800	0	12	0.16	0	13	-2.48	0	15	0.00	0	19	-2.34
9600	_	_	_	0	6	-2.48	0	7	0.00	0	9	-2.34
19200	_	_	_	_	_	_	0	3	0.00	0	4	-2.34
31250	0	1	0.00	_	_	_	_	_	_	0	2	0.00
38400	_	_	_	_	_	_	0	1	0.00	_	_	_

# Operating Frequency φ (MHz)

					- · ·								
	ф	= 3.686	4 MHz		φ = 4 N	1Hz	(	φ = 4.9152	MHz		φ = 5 N	1Hz	
Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
110	2	64	0.70	2	70	0.03	2	86	0.31	2	88	-0.25	
150	1	191	0.00	1	207	0.16	1	255	0.00	2	64	0.16	
300	1	95	0.00	1	103	0.16	1	127	0.00	1	129	0.16	
600	0	191	0.00	0	207	0.16	0	255	0.00	1	64	0.16	
1200	0	95	0.00	0	103	0.16	0	127	0.00	0	129	0.16	
2400	0	47	0.00	0	51	0.16	0	63	0.00	0	64	0.16	
4800	0	23	0.00	0	25	0.16	0	31	0.00	0	32	-1.36	
9600	0	11	0.00	0	12	0.16	0	15	0.00	0	15	1.73	
19200	0	5	0.00	_	_	_	0	7	0.00	0	7	1.73	
31250	_	_	_	0	3	0.00	0	4	-1.70	0	4	0.00	
38400	0	2	0.00	_	_	_	0	3	0.00	0	3	1.73	

# Operating Frequency φ (MHz)

	φ = 6 MHz				φ = 6.144 MHz			φ = 7.3728 MHz			$\phi = 8 \text{ MHz}$		
Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
110	2	106	-0.44	2	108	0.08	2	130	-0.07	2	141	0.03	
150	2	77	0.16	2	79	0.00	2	95	0.00	2	103	0.16	
300	1	155	0.16	1	159	0.00	1	191	0.00	1	207	0.16	
600	1	77	0.16	1	79	0.00	1	95	0.00	1	103	0.16	
1200	0	155	0.16	0	159	0.00	0	191	0.00	0	207	0.16	
2400	0	77	0.16	0	79	0.00	0	95	0.00	0	103	0.16	
4800	0	38	0.16	0	39	0.00	0	47	0.00	0	51	0.16	
9600	0	19	-2.34	0	19	0.00	0	23	0.00	0	25	0.16	
19200	0	9	-2.34	0	9	0.00	0	11	0.00	0	12	0.16	
31250	0	5	0.00	0	5	2.40	_	_	_	0	7	0.00	
38400	0	4	-2.34	0	4	0.00	0	5	0.00	_	_	_	

## Operating Frequency $\phi$ (MHz)

	-	φ = 9.8304	1 MHz	φ = 10 MHz				
Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)		
110	2	174	-0.26	2	177	-0.25		
150	2	127	0.00	2	129	0.16		
300	1	255	0.00	2	64	0.16		
600	1	127	0.00	1	129	0.16		
1200	0	255	0.00	1	64	0.16		
2400	0	127	0.00	0	129	0.16		
4800	0	63	0.00	0	64	0.16		
9600	0	31	0.00	0	32	-1.36		
19200	0	15	0.00	0	15	1.73		
31250	0	9	-1.70	0	9	0.00		
38400	0	7	0.00	0	7	1.73		

#### Legend:

—: Can be set, but there will be a degree of error.

Note: As far as possible, the setting should be made so that the error is no more than 1% Maximum operating frequency of H8S/2169 and H8S/2149 is 10 MHz.

**Table 15.4 BRR Settings for Various Bit Rates (Synchronous Mode)** 

### Operating Frequency $\phi$ (MHz)

Bit Rate	$\phi = 2 \text{ MHz}$			$\phi = 4 \text{ MHz}$		φ = 8 MHz	φ = 10 MHz		
(bits/s)	n	N	n	N	n	N	n	N	
110	3	70	_	_					
250	2	124	2	249	3	124	_	_	
500	1	249	2	124	2	249	_	_	
1 k	1	124	1	249	2	124	_	_	
2.5 k	0	199	1	99	1	199	1	249	
5 k	0	99	0	199	1	99	1	124	
10 k	0	49	0	99	0	199	0	249	
25 k	0	19	0	39	0	79	0	99	
50 k	0	9	0	19	0	39	0	49	
100 k	0	4	0	9	0	19	0	24	
250 k	0	1	0	3	0	7	0	9	
500 k	0	0*	0	1	0	3	0	4	
1 M			0	0*	0	1			
2.5 M							0	0*	
5 M									

# Legend:

Blank: Cannot be set.

—: Can be set, but there will be a degree of error.

\*: Continuous transfer is not possible.

Note: As far as possible, the setting should be made so that the error is no more than 1%. Maximum operating frequency of H8S/2169 and H8S/2149 is 10 MHz.

The BRR setting is found from the following equations.

Asynchronous mode:

$$N = \frac{\phi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Synchronous mode:

$$N = \frac{\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Where B: Bit rate (bits/s)

N: BRR setting for band rate generator  $(0 \le N \le 255)$ 

\$\phi\$: Operating frequency (MHz)

n: Baud rate generator input clock (n = 0 to 3)
(See the table below for the relation between n and the clock.)

		SMR Setting				
n	Clock	CKS1	CKS0			
0	ф	0	0			
1	φ/4	0	1			
2	ф/16	1	0			
3	φ/64	1	1			

The bit rate error in asynchronous mode is found from the following equation:

Error (%) = 
$$\left\{ \frac{\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

Table 15.5 shows the maximum bit rate for each frequency in asynchronous mode. Tables 15.6 and 15.7 show the maximum bit rates with external clock input.

Table 15.5 Maximum Bit Rate for Each Frequency (Asynchronous Mode)

φ (MHz)	Maximum Bit Rate (bits/s)	n	N	
2	62500	0	0	
2.097152	65536	0	0	
2.4576	76800	0	0	
3	93750	0	0	
3.6864	115200	0	0	
4	125000	0	0	
4.9152	153600	0	0	
5	156250	0	0	
6	187500	0	0	
6.144	192000	0	0	
7.3728	230400	0	0	
8	250000	0	0	
9.8304	307200	0	0	
10	312500	0	0	

Note: Maximum operating frequency of H8S/2169 and H8S/2149 is 10 MHz.

 Table 15.6
 Maximum Bit Rate with External Clock Input (Asynchronous Mode)

φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bits/s)
2	0.5000	31250
2.097152	0.5243	32768
2.4576	0.6144	38400
3	0.7500	46875
3.6864	0.9216	57600
4	1.0000	62500
4.9152	1.2288	76800
5	1.2500	78125
6	1.5000	93750
6.144	1.5360	96000
7.3728	1.8432	115200
8	2.0000	125000
9.8304	2.4576	153600
10	2.5000	156250

Note: Maximum operating frequency of H8S/2169 and H8S/2149 is 10 MHz.

Table 15.7 Maximum Bit Rate with External Clock Input (Synchronous Mode)

φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bits/s)
2	0.3333	333333.3
4	0.6667	666666.7
6	1.0000	1000000.0
8	1.3333	1333333.3
10	1.6667	1666666.7

Note: Maximum operating frequency of H8S/2169 and H8S/2149 is 10 MHz.

### 15.2.9 Serial Interface Mode Register (SCMR)

Bit	7	6	5	4	3	2	1	0
	_	_	_	_	SDIR	SINV	_	SMIF
Initial value	1	1	1	1	0	0	1	0
Read/Write	_	_	_	_	R/W	R/W	_	R/W

SCMR is an 8-bit readable/writable register used to select SCI functions.

SCMR is initialized to H'F2 by a reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

Bits 7 to 4—Reserved: These bits cannot be modified and are always read as 1.

Bit 3—Data Transfer Direction (SDIR): Selects the serial/parallel conversion format.

Bit 3

SDIR	Description	
0	TDR contents are transmitted LSB-first	(Initial value)
	Receive data is stored in RDR LSB-first	
1	TDR contents are transmitted MSB-first	
	Receive data is stored in RDR MSB-first	

Bit 2—Data Invert (SINV): Specifies inversion of the data logic level. The SINV bit does not affect the logic level of the parity bit(s): parity bit inversion requires inversion of the  $O/\overline{E}$  bit in SMR.

Bit 2

SINV	Description	
0	TDR contents are transmitted without modification	(Initial value)
	Receive data is stored in RDR without modification	
1	TDR contents are inverted before being transmitted	
	Receive data is stored in RDR in inverted form	


Bit 1—Reserved: This bit cannot be modified and is always read as 1.

**Bit 0—Serial Communication Interface Mode Select (SMIF):** Reserved bit. 1 should not be written in this bit.

#### Bit 0

SMIF	Description	
0	Normal SCI mode	(Initial value)
1	Reserved mode	

## 15.2.10 Module Stop Control Register (MSTPCR)



MSTPCR, comprising two 8-bit readable/writable registers, performs module stop mode control. When bit MSTP7 to MSTP5 is set to 1, SCI0 to SCI2 operation, respectively, stops at the end of the bus cycle and a transition is made to module stop mode. For details, see section 24.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 7—Module Stop (MSTP7): Specifies the SCI0 module stop mode.

#### **MSTPCRL**

#### Bit 7

MSTP7	Description	
0	SCI0 module stop mode is cleared	
1	SCI0 module stop mode is set	(Initial value)

Bit 6—Module Stop (MSTP6): Specifies the SCI1 module stop mode.

### **MSTPCRL**

#### Bit 6

MSTP6	Description	
0	SCI1 module stop mode is cleared	
1	SCI1 module stop mode is set	(Initial value)

Bit 5—Module Stop (MSTP5): Specifies the SCI2 module stop mode.

#### **MSTPCRL**

### Bit 5

MSTP5	Description	
0	SCI2 module stop mode is cleared	
1	SCI2 module stop mode is set	(Initial value)

## 15.2.11 Keyboard Comparator Control Register (KBCOMP)

Bit	7	6	5	4	3	2	1	0
	IrE	IrCKS2	IrCKS1	IrCKS0	KBADE	KBCH2	KBCH1	квсно
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

KBCOMP is an 8-bit readable/writable register that selects the functions of SCI2 and the A/D converter.

KBCOMP is initialized to H'00 by a reset and in hardware standby mode.

**Bit 7—IrDA Enable (IrE):** Specifies normal SCI operation or IrDA operation for SCI2 input/output.

#### Bit 7

IrE	Description	
0	The TxD2/IrTxD and RxD2/IrRxD pins function as TxD2 and RxD2	(Initial value)
1	The TxD2/IrTxD and RxD2/IrRxD pins function as IrTxD and IrRxD	

Rev. 3.00 Jan 18, 2006 page 452 of 1044

REJ09B0280-0300



Bits 6 to 4—IrDA Clock Select 2 to 0 (IrCKS2 to IrCKS0): These bits specify the high pulse width in IrTxD output pulse encoding when the IrDA function is enabled.

Bit 6	Bit 5	Bit 4		
IrCKS2	IrCKS1	IrCKS0	 Description	
0	0	0	B × 3/16 (3/16 of the bit rate)	(Initial value)
		1	φ/2	
	1	0	φ/4	
		1	φ/8	
1	0	0	φ/16	
		1	φ/32	
	1	0	φ/64	
		1	φ/128	

Bits 3 to 0—Keyboard Comparator Control: See the description in section 20, A/D converter.

# 15.3 Operation

#### 15.3.1 Overview

The SCI can carry out serial communication in two modes: asynchronous mode in which synchronization is achieved character by character, and synchronous mode in which synchronization is achieved with clock pulses.

Selection of asynchronous or synchronous mode and the transmission format is made using SMR as shown in table 15.8. The SCI clock is determined by a combination of the  $C/\overline{A}$  bit in SMR and the CKE1 and CKE0 bits in SCR, as shown in table 15.9.

### **Asynchronous Mode**

- Data length: Choice of 7 or 8 bits
- Choice of parity addition, multiprocessor bit addition, and addition of 1 or 2 stop bits (the combination of these parameters determines the transfer format and character length)
- Detection of framing, parity, and overrun errors, and breaks, during reception
- Choice of internal or external clock as SCI clock source
  - When internal clock is selected:
    - The SCI operates on the baud rate generator clock and a clock with the same frequency as the bit rate can be output
    - When external clock is selected:
      - A clock with a frequency of 16 times the bit rate must be input (the built-in baud rate generator is not used)

### **Synchronous Mode**

- Transfer format: Fixed 8-bit data
- Detection of overrun errors during reception
- Choice of internal or external clock as SCI clock source
  - When internal clock is selected:
    - The SCI operates on the baud rate generator clock and a serial clock is output off-chip
  - When external clock is selected:
    - The built-in baud rate generator is not used, and the SCI operates on the input serial clock



Table 15.8 SMR Settings and Serial Transfer Format Selection

	SMR Settings						SCI Transfer Format			
Bit 7	Bit 6	Bit 2	Bit 5	Bit 3	- - Mode	Data Length	Multi- processor Bit	Parity Bit	Stop Bit Length	
0	0	0	0	0	Asynchronous	8-bit data	No	No	1 bit	
				1	mode				2 bits	
	1 0 1		1	0	_			Yes	1 bit	
		_				2 bits				
	1		0	0	_	7-bit data	_	No	1 bit	
				1	<del></del>				2 bits	
			1	0	_			Yes	1 bit	
				1	_				2 bits	
	0	1	_	0	Asynchronous	8-bit data	Yes	No	1 bit	
			_	1	mode (multi- processor -				2 bits	
	1	<del></del>	_	- 0 format)	7-bit data	<del></del>		1 bit		
			_	1	_				2 bits	
1	_	_	_	_	Synchronous mode	8-bit data	No	_	None	

Table 15.9 SMR and SCR Settings and SCI Clock Source Selection

SMR	SCR	Setting		SCI Transfer Clock					
Bit 7	Bit 1	Bit 0 CKE0	_	Clock Source					
C/Ā	CKE1		Mode		SCK Pin Function				
0	0	0	Asynchronous	Internal	SCI does not use SCK pin				
		1	_mode		Outputs clock with same frequency as bit rate				
	1	0	_	External	Inputs clock with frequency of 16 times				
		1	_		the bit rate				
1	0	0	Synchronous	Internal	Outputs serial clock				
		1	mode						
	1	0	_	External	Inputs serial clock				
		1	_						

### 15.3.2 Operation in Asynchronous Mode

In asynchronous mode, characters are sent or received, each preceded by a start bit indicating the start of communication and followed by one or two stop bits indicating the end of communication. Serial communication is thus carried out with synchronization established on a character-by-character basis.

Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transfer.

Figure 15.2 shows the general format for asynchronous serial communication.

In asynchronous serial communication, the transmission line is usually held in the mark state (high level). The SCI monitors the transmission line, and when it goes to the space state (low level), recognizes a start bit and starts serial communication.

One serial communication character consists of a start bit (low level), followed by data (in LSB-first order), a parity bit (high or low level), and finally one or two stop bits (high level).

In asynchronous mode, the SCI performs synchronization at the falling edge of the start bit in reception. The SCI samples the data on the 8th pulse of a clock with a frequency of 16 times the length of one bit, so that the transfer data is latched at the center of each bit.




Figure 15.2 Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity, Two Stop Bits)

#### **Data Transfer Format**

Table 15.10 shows the data transfer formats that can be used in asynchronous mode. Any of 12 transfer formats can be selected by settings in SMR.

**Table 15.10 Serial Transfer Formats (Asynchronous Mode)** 

	SMR	Serial Transfer Format and Frame Length													
CHR	PE	MP	STOP	1	2	3	4	5	6	7	8	9	10	11	12
0	0	0	0	S				8-bit	data				STOP	-	
0	0	0	1	S				8-bit	data				STOP	STOP	
0	1	0	0	s	8-bit data						P STOP				
0	1	0	1	S	8-bit data						Р	STOP	STOP		
1	0	0	0	S			7-	-bit da	ta			STOP	-		
1	0	0	1	S			7-	-bit da	ta			STOP	STOP	-	
1	1	0	0	S			7-	-bit da	ta			Р	STOP	-	
1	1	0	1	S	7-bit data				Р	STOP	STOP				
0	_	1	0	S	8-bit data				MPB STOP						
0	_	1	1	S				8-bit	data				МРВ	STOP	STOP
1	_	1	0	S			7-	-bit da	ta			МРВ	STOP	-	
1	_	1	1	S	7-bit data MPB					STOP STOP					

Legend:

S: Start bit STOP: Stop bit P: Parity bit

MPB: Multiprocessor bit

#### Clock

Either an internal clock generated by the built-in baud rate generator or an external clock input at the SCK pin can be selected as the SCI's serial clock, according to the setting of the  $C/\overline{A}$  bit in SMR and the CKE1 and CKE0 bits in SCR. For details of SCI clock source selection, see table 15.9.

When an external clock is input at the SCK pin, the clock frequency should be 16 times the bit rate used.

When the SCI is operated on an internal clock, the clock can be output from the SCK pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is at the center of each transmit data bit, as shown in figure 15.3.




Figure 15.3 Relation between Output Clock and Transfer Data Phase (Asynchronous Mode)

# **Data Transfer Operations**

**SCI Initialization (Asynchronous Mode):** Before transmitting and receiving data, first clear the TE and RE bits in SCR to 0, then initialize the SCI as described below.

When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag is set to 1 and TSR is initialized. Note that clearing the RE bit to 0 does not change the contents of the RDRF, PER, FER, and ORER flags, or the contents of RDR.

When an external clock is used the clock should not be stopped during operation, including initialization, since operation is uncertain.

Figure 15.4 shows a sample SCI initialization flowchart.




Figure 15.4 Sample SCI Initialization Flowchart

**Serial Data Transmission (Asynchronous Mode):** Figure 15.5 shows a sample flowchart for serial transmission.

The following procedure should be used for serial data transmission.




Figure 15.5 Sample Serial Transmission Flowchart

In serial transmission, the SCI operates as described below.

- 1. The SCI monitors the TDRE flag in SSR, and if it is 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission.

If the TIE bit is set to 1 at this time, a transmit data empty interrupt (TXI) is generated. The serial transmit data is sent from the TxD pin in the following order.

a. Start bit:

One 0-bit is output.

b. Transmit data:

8-bit or 7-bit data is output in LSB-first order.

c. Parity bit or multiprocessor bit:

One parity bit (even or odd parity), or one multiprocessor bit is output.

A format in which neither a parity bit nor a multiprocessor bit is output can also be selected.

d. Stop bit(s):

One or two 1-bits (stop bits) are output.

e. Mark state:

1 is output continuously until the start bit that starts the next transmission is sent.

3. The SCI checks the TDRE flag at the timing for sending the stop bit.

If the TDRE flag is cleared to 0, the data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.

If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the mark state is entered in which 1 is output continuously. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated.

Figure 15.6 shows an example of the operation for transmission in asynchronous mode.




Figure 15.6 Example of Operation in Transmission in Asynchronous Mode (Example with 8-Bit Data, Parity, One Stop Bit)

**Serial Data Reception (Asynchronous Mode):** Figure 15.7 shows a sample flowchart for serial reception.

The following procedure should be used for serial data reception.




Figure 15.7 Sample Serial Reception Data Flowchart




Figure 15.7 Sample Serial Reception Data Flowchart (cont)

In serial reception, the SCI operates as described below.

- 1. The SCI monitors the transmission line, and if a 0 stop bit is detected, performs internal synchronization and starts reception.
- 2. The received data is stored in RSR in LSB-to-MSB order.
- 3. The parity bit and stop bit are received.

After receiving these bits, the SCI carries out the following checks.

a. Parity check:

The SCI checks whether the number of 1 bits in the receive data agrees with the parity (even or odd) set in the  $O/\overline{E}$  bit in SMR.

b. Stop bit check:

The SCI checks whether the stop bit is 1.

If there are two stop bits, only the first is checked.

c. Status check:

The SCI checks whether the RDRF flag is 0, indicating that the receive data can be transferred from RSR to RDR.

If all the above checks are passed, the RDRF flag is set to 1, and the receive data is stored in RDR.

If a receive error\* is detected in the error check, the operation is as shown in table 15.11.

- Note: \* Subsequent receive operations cannot be performed when a receive error has occurred.

  Also note that the RDRF flag is not set to 1 in reception, and so the error flags must be cleared to 0.
- 4. If the RIE bit in SCR is set to 1 when the RDRF flag changes to 1, a receive-data-full interrupt (RXI) request is generated.

Also, if the RIE bit in SCR is set to 1 when the ORER, PER, or FER flag changes to 1, a receive-error interrupt (ERI) request is generated.

**Table 15.11 Receive Errors and Conditions for Occurrence** 

Receive Error	Abbreviation	Occurrence Condition	Data Transfer
Overrun error	ORER	When the next data reception is completed while the RDRF flag in SSR is set to 1	Receive data is not transferred from RSR to RDR
Framing error	FER	When the stop bit is 0	Receive data is transferred from RSR to RDR
Parity error	PER	When the received data differs from the parity (even or odd) set in SMR	Receive data is transferred from RSR to RDR

Figure 15.8 shows an example of the operation for reception in asynchronous mode.




Figure 15.8 Example of SCI Operation in Reception (Example with 8-Bit Data, Parity, One Stop Bit)

### 15.3.3 Multiprocessor Communication Function

The multiprocessor communication function performs serial communication using a multiprocessor format, in which a multiprocessor bit is added to the transfer data, in asynchronous mode. Use of this function enables data transfer to be performed among a number of processors sharing transmission lines.

When multiprocessor communication is carried out, each receiving station is addressed by a unique ID code.

The serial communication cycle consists of two component cycles: an ID transmission cycle which specifies the receiving station, and a data transmission cycle. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle.

The transmitting station first sends the ID of the receiving station with which it wants to perform serial communication as data with a 1 multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit added.

The receiving station skips the data until data with a 1 multiprocessor bit is sent.

When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose ID does not match continue to skip the data until data with a 1 multiprocessor bit is again received. In this way, data communication is carried out among a number of processors.

Figure 15.9 shows an example of inter-processor communication using a multiprocessor format.

#### **Data Transfer Format**

There are four data transfer formats.

When a multiprocessor format is specified, the parity bit specification is invalid.

For details, see table 15.10.

#### Clock

See the section on asynchronous mode.




Figure 15.9 Example of Inter-Processor Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)

# **Data Transfer Operations**

**Multiprocessor Serial Data Transmission:** Figure 15.10 shows a sample flowchart for multiprocessor serial data transmission.

The following procedure should be used for multiprocessor serial data transmission.




Figure 15.10 Sample Multiprocessor Serial Transmission Flowchart

In serial transmission, the SCI operates as described below.

- 1. The SCI monitors the TDRE flag in SSR, and if it is 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission.

If the TIE bit is set to 1 at this time, a transmit-data-empty interrupt (TXI) is generated.

The serial transmit data is sent from the TxD pin in the following order.

a. Start bit:

One 0-bit is output.

b. Transmit data:

8-bit or 7-bit data is output in LSB-first order.

c. Multiprocessor bit

One multiprocessor bit (MPBT value) is output.

d. Stop bit(s):

One or two 1-bits (stop bits) are output.

e. Mark state:

1 is output continuously until the start bit that starts the next transmission is sent.

3. The SCI checks the TDRE flag at the timing for sending the stop bit.

If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.

If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the mark state is entered in which 1 is output continuously. If the TEIE bit in SCR is set to 1 at this time, a transmit-end interrupt (TEI) request is generated.



Figure 15.11 shows an example of SCI operation for transmission using a multiprocessor format.




Figure 15.11 Example of SCI Operation in Transmission (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)

**Multiprocessor Serial Data Reception:** Figure 15.12 shows a sample flowchart for multiprocessor serial reception.

The following procedure should be used for multiprocessor serial data reception.




Figure 15.12 Sample Multiprocessor Serial Reception Flowchart




Figure 15.12 Sample Multiprocessor Serial Reception Flowchart (cont)

Figure 15.13 shows an example of SCI operation for multiprocessor format reception.




Figure 15.13 Example of SCI Operation in Reception (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)

### 15.3.4 Operation in Synchronous Mode

In synchronous mode, data is transmitted or received in synchronization with clock pulses, making it suitable for high-speed serial communication.

Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication by use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transfer.

Figure 15.14 shows the general format for synchronous serial communication.




Figure 15.14 Data Format in Synchronous Communication

In synchronous serial communication, data on the transmission line is output from one falling edge of the serial clock to the next. Data is guaranteed valid at the rising edge of the serial clock.

In synchronous serial communication, one character consists of data output starting with the LSB and ending with the MSB. After the MSB is output, the transmission line holds the MSB state.

In synchronous mode, the SCI receives data in synchronization with the rising edge of the serial clock.

#### **Data Transfer Format**

A fixed 8-bit data format is used.

No parity or multiprocessor bits are added.

#### Clock

Either an internal clock generated by the built-in baud rate generator or an external serial clock input at the SCK pin can be selected, according to the setting of the  $C/\overline{A}$  bit in SMR and the CKE1 and CKE0 bits in SCR. For details on SCI clock source selection, see table 15.9.

When the SCI is operated on an internal clock, the serial clock is output from the SCK pin.

Eight serial clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed high. When only receive operations are performed, however, the serial clock is output until an overrun error occurs or the RE bit is cleared to 0. To perform receive operations in units of one character, select an external clock as the clock source.

#### **Data Transfer Operations**

**SCI Initialization (Synchronous Mode):** Before transmitting and receiving data, first clear the TE and RE bits in SCR to 0, then initialize the SCI as described below.

When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag is set to 1 and TSR is initialized. Note that clearing the RE bit to 0 does not change the settings of the RDRF, PER, FER, and ORER flags, or the contents of RDR.

Figure 15.15 shows a sample SCI initialization flowchart.






Figure 15.15 Sample SCI Initialization Flowchart

**Serial Data Transmission (Synchronous Mode):** Figure 15.16 shows a sample flowchart for serial transmission.

The following procedure should be used for serial data transmission.




Figure 15.16 Sample Serial Transmission Flowchart

In serial transmission, the SCI operates as described below.

- 1. The SCI monitors the TDRE flag in SSR, and if it is 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit is set to 1 at this time, a transmit-data-empty interrupt (TXI) is generated.
  - When clock output mode has been set, the SCI outputs 8 serial clock pulses. When use of an external clock has been specified, data is output synchronized with the input clock.
  - The serial transmit data is sent from the TxD pin starting with the LSB (bit 0) and ending with the MSB (bit 7).
- 3. The SCI checks the TDRE flag at the timing for sending the MSB (bit 7).
  - If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission of the next frame is started.
  - If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, the MSB (bit 7) is sent, and the TxD pin maintains its state.
  - If the TEIE bit in SCR is set to 1 at this time, a transmit-end interrupt (TEI) request is generated.
- 4. After completion of serial transmission, the SCK pin is held in a constant state.

Figure 15.17 shows an example of SCI operation in transmission.




Figure 15.17 Example of SCI Operation in Transmission

**Serial Data Reception (Synchronous Mode):** Figure 15.18 shows a sample flowchart for serial reception.

The following procedure should be used for serial data reception.

When changing the operating mode from asynchronous to synchronous, be sure to check that the ORER, PER, and FER flags are all cleared to 0.

The RDRF flag will not be set if the FER or PER flag is set to 1, and neither transmit nor receive operations will be possible.




Figure 15.18 Sample Serial Reception Flowchart

In serial reception, the SCI operates as described below.

- 1. The SCI performs internal initialization in synchronization with serial clock input or output.
- 2. The received data is stored in RSR in LSB-to-MSB order.

After reception, the SCI checks whether the RDRF flag is 0 and the receive data can be transferred from RSR to RDR.

If this check is passed, the RDRF flag is set to 1, and the receive data is stored in RDR. If a receive error is detected in the error check, the operation is as shown in table 15.11.

Neither transmit nor receive operations can be performed subsequently when a receive error has been found in the error check.

3. If the RIE bit in SCR is set to 1 when the RDRF flag changes to 1, a receive-data-full interrupt (RXI) request is generated.

Also, if the RIE bit in SCR is set to 1 when the ORER flag changes to 1, a receive-error interrupt (ERI) request is generated.

Figure 15.19 shows an example of SCI operation in reception.




Figure 15.19 Example of SCI Operation in Reception

**Simultaneous Serial Data Transmission and Reception (Synchronous Mode):** Figure 15.20 shows a sample flowchart for simultaneous serial transmit and receive operations.

The following procedure should be used for simultaneous serial data transmit and receive operations.






Figure 15.20 Sample Flowchart of Simultaneous Serial Transmit and Receive Operations

#### 15.3.5 IrDA Operation

Figure 15.21 shows a block diagram of the IrDA function.

When the IrDA function is enabled with bit IrE in KBCOMP, the SCI channel 2 TxD2 and RxD2 signals are subjected to waveform encoding/decoding conforming to IrDA specification version 1.0 (IrTxD and IrRxD pins). By connecting these pins to an infrared transceiver/receiver, it is possible to implement infrared transmission/reception conforming to the IrDA specification version 1.0 system.

In the IrDA specification version 1.0 system, communication is started at a transfer rate of 9600 bps, and subsequently the transfer rate can be varied as necessary. As the IrDA interface in the H8S/2169 or H8S/2149 does not include a function for varying the transfer rate automatically, the transfer rate setting must be changed by software.




Figure 15.21 Block Diagram of IrDA Function

**Transmission:** In transmission, the output signal (UART frame) from the SCI is converted to an IR frame by the IrDA interface (see figure 15.22).

When the serial data is 0, a high-level pulses of 3/16 the bit rate (interval equivalent to the width of one bit) is output (initial value). The high-level pulse can be varied according to the setting of bits IrCKS2 to IrCKS0 in KBCOMP.

The high-level pulse width is fixed at a minimum of 1.41  $\mu$ s, and a maximum of  $(3/16 + 2.5\%) \times$  bit rate or  $(3/16 \times \text{bit rate}) + 1.08 \,\mu$ s.

When the serial data is 1, no pulse is output.




Figure 15.22 IrDA Transmit/Receive Operations

**Reception:** In reception, IR frame data is converted to a UART frame by the IrDA interface, and input to the SCI.

When a high-level pulse is detected, 0 data is output, and if there is no pulse during a one-bit interval, 1 data is output. Note that a pulse shorter than the minimum pulse width of  $1.41~\mu s$  will be identified as a 0 signal.

**High-Level Pulse Width Selection:** Table 15.12 shows possible settings for bits IrCKS2 to IrCKS0 (minimum pulse width), and H8S/2169 or H8S/2149 operating frequencies and bit rates, for making the pulse width shorter than 3/16 times the bit rate in transmission.

Table 15.12 Bit IrCKS2 to IrCKS0 Settings

	Bit Rate (bps) (Upper Row)/Bit Interval × 3/16 (μs) (Lower Row)							
Operating Frequency 6	2400	9600	19200	38400	57600	115200		
(MHz)	78.13	19.53	9.77	4.88	3.26	1.63		
2	010	010	010	010	010	<del>_</del>		
2.097152	010	010	010	010	010	_		
2.4576	010	010	010	010	010	_		
3	011	011	011	011	011	_		
3.6864	011	011	011	011	011	011		
4.9152	011	011	011	011	011	011		
5	011	011	011	011	011	011		
6	100	100	100	100	100	100		
6.144	100	100	100	100	100	100		
7.3728	100	100	100	100	100	100		
8	100	100	100	100	100	100		
9.8304	100	100	100	100	100	100		

Note: Maximum operating frequency of H8S/2169 and H8S/2149 is 10 MHz. Legend:

100

100

100

100

100

100

10



<sup>—:</sup> An SCI bit rate setting cannot be mode.

# 15.4 SCI Interrupts

The SCI has four interrupt sources: the transmit-end interrupt (TEI) request, receive-error interrupt (ERI) request, receive-data-full interrupt (RXI) request, and transmit-data-empty interrupt (TXI) request. Table 15.13 shows the interrupt sources and their relative priorities. Individual interrupt sources can be enabled or disabled with the TIE, RIE, and TEIE bits in SCR. Each kind of interrupt request is sent to the interrupt controller independently.

When the TDRE flag in SSR is set to 1, a TXI interrupt request is generated. When the TEND flag in SSR is set to 1, a TEI interrupt request is generated. A TXI interrupt can activate the DTC to perform data transfer. The TDRE flag is cleared to 0 automatically when data transfer is performed by the DTC. The DTC cannot be activated by a TEI interrupt request.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the ORER, PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated. An RXI interrupt can activate the DTC to perform data transfer. The RDRF flag is cleared to 0 automatically when data transfer is performed by the DTC. The DTC cannot be activated by an ERI interrupt request.

**Table 15.13 SCI Interrupt Sources** 

Channel	Interrupt Source	Description	DTC Activation	Priority*
0	ERI	Receive error (ORER, FER, or PER)	Not possible	High
	RXI	Receive data register full (RDRF)	Possible	_ †
	TXI	Transmit data register empty (TDRE)	Possible	_
	TEI	Transmit end (TEND)	Not possible	_
1	ERI	Receive error (ORER, PER, or PER)	Not possible	_
'	RXI	Receive data register full (RDRF)	Possible	_
	TXI	Transmit data register empty (TDRE)	Possible	_
	TEI	Transmit end (TEND)	Not possible	_
2	ERI	Receive error (ORER, PER, or PER)	Not possible	_
	RXI	Receive data register full (RDRF)	Possible	_
	TXI	Transmit data register empty (TDRE)	Possible	_
	TEI	Transmit end (TEND)	Not possible	Low

Note: \* The table shows the initial state immediately after a reset. Relative channel priorities can be changed by the interrupt controller.

The TEI interrupt is requested when the TEND flag is set to 1 while the TEIE bit is set to 1. The TEND flag is cleared at the same time as the TDRE flag. Consequently, if a TEI interrupt and a

TXI interrupt are requested simultaneously, the TXI interrupt will have priority for acceptance, and the TDRE flag and TEND flag may be cleared. Note that the TEI interrupt will not be accepted in this case.

# 15.5 Usage Notes

The following points should be noted when using the SCI.

#### Relation between Writes to TDR and the TDRE Flag

The TDRE flag in SSR is a status flag that indicates that transmit data has been transferred from TDR to TSR. When the SCI transfers data from TDR to TSR, the TDRE flag is set to 1.

Data can be written to TDR regardless of the state of the TDRE flag. However, if new data is written to TDR when the TDRE flag is cleared to 0, the data stored in TDR will be lost since it has not yet been transferred to TSR. It is therefore essential to check that the TDRE flag is set to 1 before writing transmit data to TDR.

#### **Operation when Multiple Receive Errors Occur Simultaneously**


If a number of receive errors occur at the same time, the state of the status flags in SSR is as shown in table 15.14. If there is an overrun error, data is not transferred from RSR to RDR, and the receive data is lost.

Table 15.14 State of SSR Status Flags and Transfer of Receive Data

SSR Status Flags		S	Receive Data Transfer		
RDRF	ORER	FER	PER	RSR to RDR	Receive Errors
1	1	0	0	X	Overrun error
0	0	1	0	0	Framing error
0	0	0	1	0	Parity error
1	1	1	0	X	Overrun error + framing error
1	1	0	1	X	Overrun error + parity error
0	0	1	1	0	Framing error + parity error
1	1	1	1	Х	Overrun error + framing error + parity error

Notes: O: Receive data is transferred from RSR to RDR.

X: Receive data is not transferred from RSR to RDR.





**Break Detection and Processing:** When a framing error (FER) is detected, a break can be detected by reading the RxD pin value directly. In a break, the input from the RxD pin becomes all 0s, and so the FER flag is set, and the parity error flag (PER) may also be set.

Note that, since the SCI continues the receive operation after receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

**Sending a Break:** The TxD pin has a dual function as an I/O port whose direction (input or output) is determined by DR and DDR. This feature can be used to send a break.

Between serial transmission initialization and setting of the TE bit to 1, the mark state is replaced by the value of DR (the pin does not function as the TxD pin until the TE bit is set to 1). Consequently, DDR and DR for the port corresponding to the TxD pin should first be set to 1.

To send a break during serial transmission, first clear DR to 0, then clear the TE bit to 0.

When the TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission state, the TxD pin becomes an I/O port, and 0 is output from the TxD pin.

#### Receive Error Flags and Transmit Operations (Synchronous Mode Only):

Transmission cannot be started when a receive error flag (ORER, PER, or FER) is set to 1, even if the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission.

Note also that receive error flags cannot be cleared to 0 even if the RE bit is cleared to 0.

# Receive Data Sampling Timing and Reception Margin in Asynchronous Mode:

In asynchronous mode, the SCI operates on a base clock with a frequency of 16 times the transfer rate.

In reception, the SCI samples the falling edge of the start bit using the base clock, and performs internal synchronization. Receive data is latched internally at the rising edge of the 8th pulse of the base clock. This is illustrated in figure 15.23.




Figure 15.23 Receive Data Sampling Timing in Asynchronous Mode

Thus the receive margin in asynchronous mode is given by equation (1) below.

$$M = \left| \left( 0.5 - \frac{1}{2N} \right) - (L - 0.5)F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\%$$
 .....(1)

Where M: Receive margin (%)

N: Ratio of bit rate to clock (N = 16)

D: Clock duty (D = 0 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute value of clock rate deviation

Assuming values of F = 0 and D = 0.5 in equation (1), a receive margin of 46.875% is given by equation (2) below.

When D = 0.5 and F = 0,

$$M = \left(0.5 - \frac{1}{2 \times 16}\right) \times 100\%$$

$$= 46.875\%$$
 ......(2)

However, this is only a theoretical value, and a margin of 20% to 30% should be allowed in system design.

#### **Restrictions on Use of DTC**

- When an external clock source is used as the serial clock, the transmit clock should not be input until at least 5 φ clock cycles after TDR is updated by the DTC. Misoperation may occur if the transmit clock is input within 4 clock cycles after TDR is updated. (Figure 15.24)
- When RDR is read by the DTC, be sure to set the activation source to the relevant SCI receivedata-full interrupt (RXI).




Figure 15.24 Example of Synchronous Transmission by DTC

# Section 16 I<sup>2</sup>C Bus Interface

### 16.1 Overview

A two-channel  $I^2C$  bus interface is available for the H8S/2169 or H8S/2149. The  $I^2C$  bus interface conforms to and provides a subset of the Philips  $I^2C$  bus (inter-IC bus) interface functions. The register configuration that controls the  $I^2C$  bus differs partly from the Philips configuration, however.

Each I<sup>2</sup>C bus interface channel uses only one data line (SDA) and one clock line (SCL) to transfer data, saving board and connector space.

#### 16.1.1 Features

- Selection of addressing format or non-addressing format
  - I<sup>2</sup>C bus format: addressing format with acknowledge bit, for master/slave operation
  - Serial format: non-addressing format without acknowledge bit, for master operation only
- Conforms to Philips I<sup>2</sup>C bus interface (I<sup>2</sup>C bus format)
- Two ways of setting slave address (I<sup>2</sup>C bus format)
- Start and stop conditions generated automatically in master mode (I<sup>2</sup>C bus format)
- Selection of acknowledge output levels when receiving (I<sup>2</sup>C bus format)
- Automatic loading of acknowledge bit when transmitting (I<sup>2</sup>C bus format)
- Wait function in master mode (I<sup>2</sup>C bus format)
  - A wait can be inserted by driving the SCL pin low after data transfer, excluding acknowledgement. The wait can be cleared by clearing the interrupt flag.
- Wait function in slave mode (I<sup>2</sup>C bus format)
  - A wait request can be generated by driving the SCL pin low after data transfer, excluding acknowledgement. The wait request is cleared when the next transfer becomes possible.
- Three interrupt sources
  - Data transfer end (including transmission mode transition with I<sup>2</sup>C bus format and address reception after loss of master arbitration)
  - Address match: when any slave address matches or the general call address is received in slave receive mode (I<sup>2</sup>C bus format)
  - Stop condition detection
- Selection of 16 internal clocks (in master mode)

- Direct bus drive (with SCL and SDA pins)
  - Two pins—P52/SCL0 and P97/SDA0—(normally NMOS push-pull outputs) function as NMOS open-drain outputs when the bus drive function is selected.
  - Two pins—P86/SCL1 and P42/SDA1—(normally CMOS pins) function as NMOS-only outputs when the bus drive function is selected.
- Automatic switching from formatless mode to I<sup>2</sup>C bus format (channel 0 only)
  - Formatless operation (no start/stop conditions, non-addressing mode) in slave mode
  - Operation using a common data pin (SDA) and independent clock pins (VSYNCI, SCL)
  - Automatic switching from formatless mode to I<sup>2</sup>C bus format on the fall of the SCL pin

#### 16.1.2 Block Diagram

Figure 16.1 shows a block diagram of the I<sup>2</sup>C bus interface.

Figure 16.2 shows an example of I/O pin connections to external circuits. Channel 0 I/O pins and channel 1 I/O pins differ in structure, and have different specifications for permissible applied voltages. For details, see section 25, Electrical Characteristics.



Rev. 3.00 Jan 18, 2006 page 494 of 1044






Figure 16.1 Block Diagram of I<sup>2</sup>C Bus Interface




Figure 16.2 I<sup>2</sup>C Bus Interface Connections (Example: H8S/2169 or H8S/2149 Chip as Master)

# 16.1.3 Input/Output Pins

Table 16.1 summarizes the input/output pins used by the I<sup>2</sup>C bus interface.

Table 16.1 I<sup>2</sup>C Bus Interface Pins

Channel	Name	Abbreviation*	I/O	Function
0	Serial clock	SCL0	I/O	IIC0 serial clock input/output
	Serial data	SDA0	I/O	IIC0 serial data input/output
	Formatless serial clock	VSYNCI	Input	IIC0 formatless serial clock input
1	Serial clock	SCL1	I/O	IIC1 serial clock input/output
	Serial data	SDA1	I/O	IIC1 serial data input/output

Note: \* In the text, the channel subscript is omitted, and only SCL and SDA are used.



#### 16.1.4 Register Configuration

Table 16.2 summarizes the registers of the I<sup>2</sup>C bus interface.

**Table 16.2 Register Configuration** 

Channel	Name	Abbreviation	R/W	Initial Value	Address*1
0	I <sup>2</sup> C bus control register	ICCR0	R/W	H'01	H'FFD8
	I <sup>2</sup> C bus status register	ICSR0	R/W	H'00	H'FFD9
	I <sup>2</sup> C bus data register	ICDR0	R/W	_	H'FFDE*2
	I <sup>2</sup> C bus mode register	ICMR0	R/W	H'00	H'FFDF*2
	Slave address register	SAR0	R/W	H'00	H'FFDF*2
	Second slave address register	SARX0	R/W	H'01	H'FFDE*2
1	I <sup>2</sup> C bus control register	ICCR1	R/W	H'01	H'FF88
	I <sup>2</sup> C bus status register	ICSR1	R/W	H'00	H'FF89
	I <sup>2</sup> C bus data register	ICDR1	R/W	_	H'FF8E*2
	I <sup>2</sup> C bus mode register	ICMR1	R/W	H'00	H'FF8F*2
	Slave address register	SAR1	R/W	H'00	H'FF8F*2
	Second slave address register	SARX1	R/W	H'01	H'FF8E*2
Common	Serial/timer control register	STCR	R/W	H'00	H'FFC3
	DDC switch register	DDCSWR	R/W	H'0F	H'FEE6
	Module stop control register	MSTPCRH	R/W	H'3F	H'FF86
		MSTPCRL	R/W	H'FF	H'FF87

Notes: 1. Lower 16 bits of the address.

2. The register that can be written or read depends on the ICE bit in the I<sup>2</sup>C bus control register. The slave address register can be accessed when ICE = 0, and the I<sup>2</sup>C bus mode register can be accessed when ICE = 1.

The I<sup>2</sup>C bus interface registers are assigned to the same addresses as other registers. Register selection is performed by means of the IICE bit in the serial/timer control register (STCR).

#### 16.2 **Register Descriptions**

#### I<sup>2</sup>C Bus Data Register (ICDR) 16.2.1

Bit	7	6	5	4	3	2	1	0
	ICDR7	ICDR6	ICDR5	ICDR4	ICDR3	ICDR2	ICDR1	ICDR0
Initial value	_	_	_		_	_	_	
Read/Write	R/W							
ICDRR								
Bit	7	6	5	4	3	2	1	0
	ICDRR7	ICDRR6	ICDRR5	ICDRR4	ICDRR3	ICDRR2	ICDRR1	ICDRR0
Initial value	_	_	_	_	_	_	_	_
Read/Write	R	R	R	R	R	R	R	R
• ICDRS								
Bit	7	6	5	4	3	2	1	0
	ICDRS7	ICDRS6	ICDRR5	ICDRS4	ICDRS3	ICDRS2	ICDRS1	ICDRS0
Initial value	_	_	_	_	_	_	_	
Read/Write	_	_	_	_	_	_	_	_
• ICDRT								
Bit	7	6	5	4	3	2	1	0
	ICDRT7	ICDRT6	ICDRT5	ICDRT4	ICDRT3	ICDRT2	ICDRT1	ICDRT0
Initial value	_	_	_	_	_	_	_	
Read/Write	W	W	W	W	W	W	W	W

# TDRE, RDRF (internal flags)

Bit		
	TDRE	RDRF
Initial value	0	0
Read/Write		_



ICDR is an 8-bit readable/writable register that is used as a transmit data register when transmitting and a receive data register when receiving. ICDR is divided internally into a shift register (ICDRS), receive buffer (ICDRR), and transmit buffer (ICDRT). ICDRS cannot be read or written by the CPU, ICDRR is read-only, and ICDRT is write-only. Data transfers among the three registers are performed automatically in coordination with changes in the bus state, and affect the status of internal flags such as TDRE and RDRF.

If IIC is in transmit mode and the next data is in ICDRT (the TDRE flag is 0) following transmission/reception of one frame of data using ICDRS, data is transferred automatically from ICDRT to ICDRS. If IIC is in receive mode and no previous data remains in ICDRR (the RDRF flag is 0) following transmission/reception of one frame of data using ICDRS, data is transferred automatically from ICDRS to ICDRR.

If the number of bits in a frame, excluding the acknowledge bit, is less than 8, transmit data and receive data are stored differently. Transmit data should be written justified toward the MSB side when MLS = 0, and toward the LSB side when MLS = 1. Receive data bits read from the LSB side should be treated as valid when MLS = 0, and bits read from the MSB side when MLS = 1.

ICDR is assigned to the same address as SARX, and can be written and read only when the ICE bit is set to 1 in ICCR.

The value of ICDR is undefined after a reset.

The TDRE and RDRF flags are set and cleared under the conditions shown below. Setting the TDRE and RDRF flags affects the status of the interrupt flags.

TDRE	Description								
0	The next transmit data is in ICDR (ICDRT), or transmission cannot (Initial value) be started								
	[Clearing conditions]								
	<ul> <li>When transmit data is written in ICDR (ICDRT) in transmit mode (TRS = 1)</li> </ul>								
	<ul> <li>When a stop condition is detected in the bus line state after a stop condition is issued with the I<sup>2</sup>C bus format or serial format selected</li> </ul>								
	<ul> <li>When a stop condition is detected with the I<sup>2</sup>C bus format selected</li> </ul>								
	• In receive mode (TRS = 0)								
	(A 0 write to TRS during transfer is valid after reception of a frame containing an acknowledge bit)								
1	The next transmit data can be written in ICDR (ICDRT)								
	[Setting conditions]								
	<ul> <li>In transmit mode (TRS = 1), when a start condition is detected in the bus line state after a start condition is issued in master mode with the I<sup>2</sup>C bus format or serial format selected</li> </ul>								
	<ul> <li>At the first transmit mode setting (TRS = 1) (first transmit mode setting only) after I<sup>2</sup>C bus mode is switched to formatless mode</li> </ul>								
	When data is transferred from ICDRT to ICDRS								
	(Data transfer from ICDRT to ICDRS when TRS = 1 and TDRE = 0, and ICDRS is empty)								
	<ul> <li>When receive mode (TRS = 0) is switched to transmit mode (TRS = 1) after detection of a start condition (first transmit mode setting only)</li> </ul>								

RDRF	Description	
0	The data in ICDR (ICDRR) is invalid	(Initial value)
	[Clearing condition]	
	When ICDR (ICDRR) receive data is read in receive mode	
1	The ICDR (ICDRR) receive data can be read	
	[Setting condition]	
	When data is transferred from ICDRS to ICDRR	
	(Data transfer from ICDRS to ICDRR in case of normal termination with RDRF = 0) $$	n TRS = 0 and



#### 16.2.2 Slave Address Register (SAR)

Bit	7	6	5	4	3	2	1	0
	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W						

SAR is an 8-bit readable/writable register that stores the slave address and selects the communication format. When the chip is in slave mode (and the addressing format is selected), if the upper 7 bits of SAR match the upper 7 bits of the first frame received after a start condition, the chip operates as the slave device specified by the master device. SAR is assigned to the same address as ICMR, and can be written and read only when the ICE bit is cleared to 0 in ICCR.

SAR is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 to 1—Slave Address (SVA6 to SVA0): Set a unique address in bits SVA6 to SVA0, differing from the addresses of other slave devices connected to the I<sup>2</sup>C bus.

**Bit 0—Format Select (FS):** Used together with the FSX bit in SARX and the SW bit in DDCSWR to select the communication format.

- I<sup>2</sup>C bus format: addressing format with acknowledge bit
- Synchronous serial format: non-addressing format without acknowledge bit, for master mode only
- Formatless mode (channel 0 only): non-addressing format with or without acknowledge bit, slave mode only, start/stop conditions not detected

The FS bit also specifies whether or not SAR slave address recognition is performed in slave mode.

DDCSWR Bit 6	SAR Bit 0	SARX Bit 0	
sw	FS	FSX	Operating Mode
0	0	0	I <sup>2</sup> C bus format
			<ul> <li>SAR and SARX slave addresses recognized</li> </ul>
		1	I <sup>2</sup> C bus format (Initial value)
			SAR slave address recognized
			<ul> <li>SARX slave address ignored</li> </ul>
	1	0	I <sup>2</sup> C bus format
			SAR slave address ignored
			<ul> <li>SARX slave address recognized</li> </ul>
		1	Synchronous serial format
			<ul> <li>SAR and SARX slave addresses ignored</li> </ul>
1	0	0	Formatless mode (start/stop conditions not detected)
	0	1	Acknowledge bit used
	1	0	
	1	1	Formatless mode* (start/stop conditions not detected)
			No acknowledge bit

Note: \* Do not set this mode when automatic switching to the I<sup>2</sup>C bus format is performed by means of the DDCSWR setting.

# 16.2.3 Second Slave Address Register (SARX)

Bit	7	6	5	4	3	2	1	0
	SVAX6	SVAX5	SVAX4	SVAX3	SVAX2	SVAX1	SVAX0	FSX
Initial value	0	0	0	0	0	0	0	1
Read/Write	R/W	R/W						

SARX is an 8-bit readable/writable register that stores the second slave address and selects the communication format. When the chip is in slave mode (and the addressing format is selected), if the upper 7 bits of SARX match the upper 7 bits of the first frame received after a start condition, the chip operates as the slave device specified by the master device. SARX is assigned to the same address as ICDR, and can be written and read only when the ICE bit is cleared to 0 in ICCR.

SARX is initialized to H'01 by a reset and in hardware standby mode.



**Bits 7 to 1—Second Slave Address (SVAX6 to SVAX0):** Set a unique address in bits SVAX6 to SVAX0, differing from the addresses of other slave devices connected to the I<sup>2</sup>C bus.

**Bit 0—Format Select X (FSX):** Used together with the FS bit in SAR and the SW bit in DDCSWR to select the communication format.

- I<sup>2</sup>C bus format: addressing format with acknowledge bit
- Synchronous serial format: non-addressing format without acknowledge bit, for master mode only
- Formatless mode: non-addressing format with or without acknowledge bit, slave mode only, start/stop conditions not detected

The FSX bit also specifies whether or not SARX slave address recognition is performed in slave mode. For details, see the description of the FS bit in SAR.

### 16.2.4 I<sup>2</sup>C Bus Mode Register (ICMR)

Bit	7	6	5	4	3	2	1	0
	MLS	WAIT	CKS2	CKS1	CKS0	BC2	BC1	BC0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ICMR is an 8-bit readable/writable register that selects whether the MSB or LSB is transferred first, performs master mode wait control, and selects the master mode transfer clock frequency and the transfer bit count. ICMR is assigned to the same address as SAR. ICMR can be written and read only when the ICE bit is set to 1 in ICCR.

ICMR is initialized to H'00 by a reset and in hardware standby mode.

**Bit 7—MSB-First/LSB-First Select (MLS):** Selects whether data is transferred MSB-first or LSB-first.

If the number of bits in a frame, excluding the acknowledge bit, is less than 8, transmit data and receive data are stored differently. Transmit data should be written justified toward the MSB side when MLS = 0, and toward the LSB side when MLS = 1. Receive data bits read from the LSB side should be treated as valid when MLS = 0, and bits read from the MSB side when MLS = 1.

Do not set this bit to 1 when the I<sup>2</sup>C bus format is used.

#### Section 16 I2C Bus Interface

#### Bit 7

MLS	 Description	
0	MSB-first	(Initial value)
1	LSB-first	

**Bit 6—Wait Insertion Bit (WAIT):** Selects whether to insert a wait between the transfer of data and the acknowledge bit, in master mode with the I<sup>2</sup>C bus format. When WAIT is set to 1, after the fall of the clock for the final data bit, the IRIC flag is set to 1 in ICCR, and a wait state begins (with SCL at the low level). When the IRIC flag is cleared to 0 in ICCR, the wait ends and the acknowledge bit is transferred. If WAIT is cleared to 0, data and acknowledge bits are transferred consecutively with no wait inserted.

The IRIC flag in ICCR is set to 1 on completion of the acknowledge bit transfer, regardless of the WAIT setting.

The setting of this bit is invalid in slave mode.

#### Bit 6

WAIT	Description	
0	Data and acknowledge bits transferred consecutively	(Initial value)
1	Wait inserted between data and acknowledge bits	

Rev. 3.00 Jan 18, 2006 page 504 of 1044

**Bits 5 to 3—Serial Clock Select (CKS2 to CKS0):** These bits, together with the IICX1 (channel 1) or IICX0 (channel 0) bit in the STCR register, select the serial clock frequency in master mode. They should be set according to the required transfer rate.

STCR

Bit 5 or	6 Bit 5	Bit 4	Bit 3			Transfer Ra	ate
IICX	CKS2	CKS1	CKS0	Clock	φ = 5 MHz	φ = 8 MHz	φ = 10 MHz
0	0	0	0	ф/28	179 kHz	286 kHz	357 kHz
			1	φ/40	125 kHz	200 kHz	250 kHz
		1	0	φ/48	104 kHz	167 kHz	208 kHz
			1	φ/64	78.1 kHz	125 kHz	156 kHz
	1	0	0	φ/80	62.5 kHz	100 kHz	125 kHz
			1	ф/100	50.0 kHz	80.0 kHz	100 kHz
		1	0	φ/112	44.6 kHz	71.4 kHz	89.3 kHz
			1	ф/128	39.1 kHz	62.5 kHz	78.1 kHz
1	0	0	0	φ/56	89.3 kHz	143 kHz	179 kHz
			1	φ/80	62.5 kHz	100 kHz	125 kHz
		1	0	φ/96	52.1 kHz	83.3 kHz	104 kHz
			1	ф/128	39.1 kHz	62.5 kHz	78.1 kHz
	1	0	0	ф/160	31.3 kHz	50.0 kHz	62.5 kHz
			1	φ/200	25.0 kHz	40.0 kHz	50.0 kHz
		1	0	φ/224	22.3 kHz	35.7 kHz	44.6 kHz
			1	φ/256	19.5 kHz	31.3 kHz	39.1 kHz

Note: Maximum operating frequency of H8S/2169 and H8S/2149 is 10 MHz.

**Bits 2 to 0—Bit Counter (BC2 to BC0):** Bits BC2 to BC0 specify the number of bits to be transferred next. With the I<sup>2</sup>C bus format (when the FS bit in SAR or the FSX bit in SARX is 0), the data is transferred with one addition acknowledge bit. Bit BC2 to BC0 settings should be made during an interval between transfer frames. If bits BC2 to BC0 are set to a value other than 000, the setting should be made while the SCL line is low.

The bit counter is initialized to 000 by a reset and when a start condition is detected. The value returns to 000 at the end of a data transfer, including the acknowledge bit.

Bit 2 BC2 0	Bit 1	Bit 0	Bits	/Frame	
	BC1	BC0	Synchronous Serial Format	I <sup>2</sup> C Bus Format	
	0	0	8	9	(Initial value)
		1	1	2	
	1	0	2	3	
		1	3	4	
1	0	0	4	5	
		1	5	6	
	1	0	6	7	
		1	7	8	

# 16.2.5 I<sup>2</sup>C Bus Control Register (ICCR)

Bit	7	6	5	4	3	2	1	0
	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP
Initial value	0	0	0	0	0	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/(W)*	W

Note: \* Only 0 can be written, to clear the flag.

ICCR is an 8-bit readable/writable register that enables or disables the I<sup>2</sup>C bus interface, enables or disables interrupts, selects master or slave mode and transmission or reception, enables or disables acknowledgement, confirms the I<sup>2</sup>C bus interface bus status, issues start/stop conditions, and performs interrupt flag confirmation.

ICCR is initialized to H'01 by a reset and in hardware standby mode.



**Bit 7—I**<sup>2</sup>**C Bus Interface Enable (ICE):** Selects whether or not the I<sup>2</sup>C bus interface is to be used. When ICE is set to 1, port pins function as SCL and SDA input/output pins and transfer operations are enabled. When ICE is cleared to 0, the I<sup>2</sup>C bus interface module is disabled and the internal state is cleared.

The SAR and SARX registers can be accessed when ICE is 0. The ICMR and ICDR registers can be accessed when ICE is 1.

#### Bit 7

ICE	Description	
0	I <sup>2</sup> C bus interface module disabled, with SCL and SDA signal pins set to port function (Initial va	alue)
	I <sup>2</sup> C bus interface module internal state initialized	
	SAR and SARX can be accessed	
1	I <sup>2</sup> C bus interface module enabled for transfer operations (pins SCL and SCA are driving the bus)	
	ICMR and ICDR can be accessed	

Bit 6—I<sup>2</sup>C Bus Interface Interrupt Enable (IEIC): Enables or disables interrupts from the I<sup>2</sup>C bus interface to the CPU.

#### Bit 6

IEIC	 Description	
0	Interrupts disabled	(Initial value)
1	Interrupts enabled	

#### Bit 5—Master/Slave Select (MST)

#### Bit 4—Transmit/Receive Select (TRS)

MST selects whether the I<sup>2</sup>C bus interface operates in master mode or slave mode.

TRS selects whether the I<sup>2</sup>C bus interface operates in transmit mode or receive mode.

In master mode with the I<sup>2</sup>C bus format, when arbitration is lost, MST and TRS are both reset by hardware, causing a transition to slave receive mode. In slave receive mode with the addressing format (FS = 0 or FSX = 0), hardware automatically selects transmit or receive mode according to the  $R/\overline{W}$  bit in the first frame after a start condition.

# Section 16 I2C Bus Interface

Modification of the TRS bit during transfer is deferred until transfer of the frame containing the acknowledge bit is completed, and the changeover is made after completion of the transfer.

MST and TRS select the operating mode as follows.

Bit 5	Bit 4		
MST	TRS	Operating Mode	
0	0	Slave receive mode	(Initial value)
	1	Slave transmit mode	
1	0	Master receive mode	
	1	Master transmit mode	

#### Bit 5

MST	Description					
0	Slave mode (Initial value)					
	[Clearing conditions]					
	1. When 0 is written by software					
	2. When bus arbitration is lost after transmission is started in I <sup>2</sup> C bus format master mode					
1	Master mode					
	[Setting conditions]					
	1. When 1 is written by software (in cases other than clearing condition 2)					
	2. When 1 is written in MST after reading MST = 0 (in case of clearing condition 2)					



Bit	4
-----	---

TRS	Description						
0	Receive mode (Initial value						
	[Clearing conditions]						
	1. When 0 is written by software (in cases other than setting condition 3)						
	2. When 0 is written in TRS after reading TRS = 1 (in case of clearing condition 3)						
	3. When bus arbitration is lost after transmission is started in I <sup>2</sup> C bus format master mode						
	4. When the SW bit in DDCSWR changes from 1 to 0						
1	Transmit mode						
	[Setting conditions]						
	1. When 1 is written by software (in cases other than clearing conditions 3 and 4)						
	<ol> <li>When 1 is written in TRS after reading TRS = 0 (in case of clearing conditions 3 and 4)</li> </ol>						
	3. When a 1 is received as the R/W bit of the first frame in I <sup>2</sup> C bus format slave mode						

**Bit 3—Acknowledge Bit Judgement Selection (ACKE):** Specifies whether the value of the acknowledge bit returned from the receiving device when using the I<sup>2</sup>C bus format is to be ignored and continuous transfer is performed, or transfer is to be aborted and error handling, etc., performed if the acknowledge bit is 1. When the ACKE bit is 0, the value of the received acknowledge bit is not indicated by the ACKB bit, which is always 0.

In the H8S/2169 or H8S/2149, the DTC can be used to perform continuous transfer. The DTC is activated when the IRTR interrupt flag is set to 1 (IRTR is one of two interrupt flags, the other being IRIC). When the ACKE bit is 0, the TDRE, IRIC, and IRTR flags are set on completion of data transmission, regardless of the value of the acknowledge bit. When the ACKE bit is 1, the TDRE, IRIC, and IRTR flags are set on completion of data transmission when the acknowledge bit is 0, and the IRIC flag alone is set on completion of data transmission when the acknowledge bit is 1.

When the DTC is activated, the TDRE, IRIC, and IRTR flags are cleared to 0 after the specified number of data transfers have been executed. Consequently, interrupts are not generated during continuous data transfer, but if data transmission is completed with a 1 acknowledge bit when the ACKE bit is set to 1, the DTC is not activated and an interrupt is generated, if enabled.

Depending on the receiving device, the acknowledge bit may be significant, in indicating completion of processing of the received data, for instance, or may be fixed at 1 and have no significance.

ACKE	Description	
0	The value of the acknowledge bit is ignored, and continuous transfer is performed	(Initial value)
1	If the acknowledge bit is 1, continuous transfer is interrupted	

**Bit 2—Bus Busy (BBSY):** The BBSY flag can be read to check whether the I<sup>2</sup>C bus (SCL, SDA) is busy or free. In master mode, this bit is also used to issue start and stop conditions.

A high-to-low transition of SDA while SCL is high is recognized as a start condition, setting BBSY to 1. A low-to-high transition of SDA while SCL is high is recognized as a stop condition, clearing BBSY to 0.

To issue a start condition, use a MOV instruction to write 1 in BBSY and 0 in SCP. A retransmit start condition is issued in the same way. To issue a stop condition, use a MOV instruction to write 0 in BBSY and 0 in SCP. It is not possible to write to BBSY in slave mode; the I<sup>2</sup>C bus interface must be set to master transmit mode before issuing a start condition. MST and TRS should both be set to 1 before writing 1 in BBSY and 0 in SCP.

Bit 2

BBSY	Description	
0	Bus is free	(Initial value)
	[Clearing condition]	
	When a stop condition is detected	
1	Bus is busy	
	[Setting condition]	
	When a start condition is detected	

Bit 1—I<sup>2</sup>C Bus Interface Interrupt Request Flag (IRIC): Indicates that the I<sup>2</sup>C bus interface has issued an interrupt request to the CPU. IRIC is set to 1 at the end of a data transfer, when a slave address or general call address is detected in slave receive mode, when bus arbitration is lost in master transmit mode, and when a stop condition is detected. IRIC is set at different times depending on the FS bit in SAR and the WAIT bit in ICMR. See section 16.3.6, IRIC Setting Timing and SCL Control. The conditions under which IRIC is set also differ depending on the setting of the ACKE bit in ICCR.

IRIC is cleared by reading IRIC after it has been set to 1, then writing 0 in IRIC.

When the DTC is used, IRIC is cleared automatically and transfer can be performed continuously without CPU intervention.

Bit 1							
IRIC	Description						
0	Waiting for transfer, or transfer in progress (Initial value)  [Clearing conditions]  1. When 0 is written in IRIC after reading IRIC = 1  2. When ICDR is written or read by the DTC  (When the TDRE or RDRF flag is cleared to 0)						
	(This is not always a clearing condition; see the description of DTC operation for details)						
1	Interrupt requested  [Setting conditions]  • I²C bus format master mode  1. When a start condition is detected in the bus line state after a start condition is issued  (when the TDRE flow is get to 1 because of first from						
	<ul> <li>(when the TDRE flag is set to 1 because of first frame transmission)</li> <li>When a wait is inserted between the data and acknowledge bit when WAIT = 1</li> <li>At the end of data transfer (When a wait is not inserted(WAIT=0), at the rise of the 9th transmit/receive clock pulse, or, when a wait is inserted(WAIT=1), at the fall of the 8th transmit/receive clock pulse)</li> <li>When a slave address is received after bus arbitration is lost (when the AL flag is set to 1)</li> <li>When 1 is received as the acknowledge bit when the ACKE bit is 1 (when the ACKB bit is set to 1)</li> </ul>						
	<ol> <li>I²C bus format slave mode</li> <li>When the slave address (SVA, SVAX) matches         (when the AAS and AASX flags are set to 1)         and at the end of data transfer up to the subsequent retransmission start condition or         stop condition detection         (when the TDRE or RDRF flag is set to 1)</li> <li>When the general call address is detected         (when FS = 0 and the ADZ flag is set to 1)         and at the end of data transfer up to the subsequent retransmission start condition or         stop condition detection         (when the TDRE or RDRF flag is set to 1)</li> <li>When 1 is received as the acknowledge bit when the ACKE bit is 1         (when the ACKB bit is set to 1)</li> <li>When a stop condition is detected         (when the STOP or ESTP flag is set to 1)</li> </ol>						
	<ul> <li>Synchronous serial format, and formatless mode</li> <li>1. At the end of data transfer (when the TDRE or RDRF flag is set to 1)</li> <li>2. When a start condition is detected with serial format selected</li> <li>3. When the SW bit is set to 1 in DDCSWR</li> <li>When any other condition arises in which the TDRE or RDRF flag is set to 1.</li> </ul>						

When, with the I<sup>2</sup>C bus format selected, IRIC is set to 1 and an interrupt is generated, other flags must be checked in order to identify the source that set IRIC to 1. Although each source has a corresponding flag, caution is needed at the end of a transfer.

When the TDRE or RDRF internal flag is set, the readable IRTR flag may or may not be set. The IRTR flag (the DTC start request flag) is not set at the end of a data transfer up to detection of a retransmission start condition or stop condition after a slave address (SVA) or general call address match in I<sup>2</sup>C bus format slave mode.

Even when the IRIC flag and IRTR flag are set, the TDRE or RDRF internal flag may not be set. The IRIC and IRTR flags are not cleared at the end of the specified number of transfers in continuous transfer using the DTC. The TDRE or RDRF flag is cleared, however, since the specified number of ICDR reads or writes have been completed.

Table 16.3 shows the relationship between the flags and the transfer states.

**Table 16.3 Flags and Transfer States** 

MST	TRS	BBSY	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	State	
1/0	1/0	0	0	0	0	0	0	0	0	0	Idle state (flag clearing required)	
1	1	0	0	0	0	0	0	0	0	0	Start condition issuance	
1	1	1	0	0	1	0	0	0	0	0	Start condition established	
1	1/0	1	0	0	0	0	0	0	0	0/1	Master mode wait	
1	1/0	1	0	0	1	0	0	0	0	0/1	Master mode transmit/receive end	
0	0	1	0	0	0	1/0	1	1/0	1/0	0	Arbitration lost	
0	0	1	0	0	0	0	0	1	0	0	SAR match by first frame in slave mode	
0	0	1	0	0	0	0	0	1	1	0	General call address match	
0	0	1	0	0	0	1	0	0	0	0	SARX match	
0	1/0	1	0	0	0	0	0	0	0	0/1	Slave mode transmit/receive end (except after SARX match)	
0	1/0	1	0	0	1	1	0	0	0	0	Slave mode	
0	1	1	0	0	0	1	0	0	0	1	transmit/receive end (after SARX match)	
0	1/0	0	1/0	1/0	0	0	0	0	0	0/1	Stop condition detected	



**Bit 0—Start Condition/Stop Condition Prohibit (SCP):** Controls the issuing of start and stop conditions in master mode. To issue a start condition, write 1 in BBSY and 0 in SCP. A retransmit start condition is issued in the same way. To issue a stop condition, write 0 in BBSY and 0 in SCP. This bit is always read as 1. If 1 is written, the data is not stored.

### Bit 0

SCP	Description		
0	Writing 0 issues a start or stop condition, in combination with the BBSY flag		
1	Reading always returns a value of 1	(Initial value)	
	Writing is ignored		

# 16.2.6 I<sup>2</sup>C Bus Status Register (ICSR)

Bit	7	6	5	4	3	2	1	0
	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/W						

Note: \* Only 0 can be written, to clear the flags.

ICSR is an 8-bit readable/writable register that performs flag confirmation and acknowledge confirmation and control.

ICSR is initialized to H'00 by a reset and in hardware standby mode.

**Bit 7—Error Stop Condition Detection Flag (ESTP):** Indicates that a stop condition has been detected during frame transfer in I<sup>2</sup>C bus format slave mode.

RENESAS

Description	
No error stop condition	(Initial value)
[Clearing conditions]	
1. When 0 is written in ESTP after reading ESTP = 1	
2. When the IRIC flag is cleared to 0	
In I <sup>2</sup> C bus format slave mode	
Error stop condition detected	
[Setting condition]	
When a stop condition is detected during frame transfer	
<ul> <li>In other modes</li> </ul>	
No meaning	
	No error stop condition  [Clearing conditions]  1. When 0 is written in ESTP after reading ESTP = 1  2. When the IRIC flag is cleared to 0  In I <sup>2</sup> C bus format slave mode  Error stop condition detected  [Setting condition]  When a stop condition is detected during frame transfer  In other modes

**Bit 6—Normal Stop Condition Detection Flag (STOP):** Indicates that a stop condition has been detected after completion of frame transfer in I<sup>2</sup>C bus format slave mode.

Bit 6

STOP	Description	
0	No normal stop condition (Ir	nitial value)
	[Clearing conditions]	
	1. When 0 is written in STOP after reading STOP = 1	
	2. When the IRIC flag is cleared to 0	
1	In I <sup>2</sup> C bus format slave mode	
	Normal stop condition detected	
	[Setting condition]	
	When a stop condition is detected after completion of frame transfer	
	<ul> <li>In other modes</li> </ul>	
	No meaning	

# **Bit 5—I**<sup>2</sup>C **Bus Interface Continuous Transmission/Reception Interrupt Request Flag** (**IRTR**): Indicates that the I<sup>2</sup>C bus interface has issued an interrupt request to the CPU, and the

source is completion of reception/transmission of one frame in continuous transmission/reception for which DTC activation is possible. When the IRTR flag is set to 1, the IRIC flag is also set to 1 at the same time.

IRTR flag setting is performed when the TDRE or RDRF flag is set to 1. IRTR is cleared by reading IRTR after it has been set to 1, then writing 0 in IRTR. IRTR is also cleared automatically when the IRIC flag is cleared to 0.

## Bit 5

IRTR	Description				
0	Waiting for transfer, or transfer in progress	(Initial value)			
	[Clearing conditions]				
	1. When 0 is written in IRTR after reading IRTR = 1				
	2. When the IRIC flag is cleared to 0				
1	Continuous transfer state				
	[Setting condition]				
	<ul> <li>In I<sup>2</sup>C bus interface slave mode</li> </ul>				
	When the TDRE or RDRF flag is set to 1 when AASX = 1				
	<ul> <li>In other modes</li> </ul>				
	When the TDRE or RDRF flag is set to 1				

**Bit 4—Second Slave Address Recognition Flag (AASX):** In I<sup>2</sup>C bus format slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVAX6 to SVAX0 in SARX.

AASX is cleared by reading AASX after it has been set to 1, then writing 0 in AASX. AASX is also cleared automatically when a start condition is detected.

#### Bit 4

AASX	Description	
0	Second slave address not recognized (Initial val	ue)
	[Clearing conditions]	
	1. When 0 is written in AASX after reading AASX = 1	
	2. When a start condition is detected	
	3. In master mode	
1	Second slave address recognized	
	[Setting condition]	
	When the second slave address is detected in slave receive mode while $FSX = 0$	

**Bit 3—Arbitration Lost (AL):** This flag indicates that arbitration was lost in master mode. The I<sup>2</sup>C bus interface monitors the bus. When two or more master devices attempt to seize the bus at nearly the same time, if the I<sup>2</sup>C bus interface detects data differing from the data it sent, it sets AL to 1 to indicate that the bus has been taken by another master.

AL is cleared by reading AL after it has been set to 1, then writing 0 in AL. In addition, AL is reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive mode.

Bit 3

AL	Description
0	Bus arbitration won (Initial value)
	[Clearing conditions]
	1. When ICDR data is written (transmit mode) or read (receive mode)
	2. When 0 is written in AL after reading AL = 1
1	Arbitration lost
	[Setting conditions]
	<ol> <li>If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode</li> </ol>
	2. If the internal SCL line is high at the fall of SCL in master transmit mode

**Bit 2—Slave Address Recognition Flag (AAS):** In I<sup>2</sup>C bus format slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVA6 to SVA0 in SAR, or if the general call address (H'00) is detected.

AAS is cleared by reading AAS after it has been set to 1, then writing 0 in AAS. In addition, AAS is reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive mode.



	i4	2
0	ш	_

AAS	Description			
0	Slave address or general call address not recognized (Initial value)			
	[Clearing conditions]			
	1. When ICDR data is written (transmit mode) or read (receive mode)			
	2. When 0 is written in AAS after reading AAS = 1			
	3. In master mode			
1	Slave address or general call address recognized			
	[Setting condition]			
	When the slave address or general call address is detected in slave receive mode while $FS = 0$			

**Bit 1—General Call Address Recognition Flag (ADZ):** In I<sup>2</sup>C bus format slave receive mode, this flag is set to 1 if the first frame following a start condition is the general call address (H'00).

ADZ is cleared by reading ADZ after it has been set to 1, then writing 0 in ADZ. In addition, ADZ is reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive mode.

Bit 1

ADZ	Description			
0	General call address not recognized	(Initial value)		
	[Clearing conditions]			
	1. When ICDR data is written (transmit mode) or read (receive mode)			
	2. When 0 is written in ADZ after reading ADZ = 1			
	3. In master mode			
1	General call address recognized			
	[Setting condition]			
	When the general call address is detected in slave receive mode while $= 0$	FSX = 0 or FS		

**Bit 0—Acknowledge Bit (ACKB):** Stores acknowledge data. In transmit mode, after the receiving device receives data, it returns acknowledge data, and this data is loaded into ACKB. In receive mode, after data has been received, the acknowledge data set in this bit is sent to the transmitting device.

When this bit is read, in transmission (when TRS = 1), the value loaded from the bus line (returned by the receiving device) is read. In reception (when TRS = 0), the value set by internal software is read.

When writing to this bit, acknowledge data that is returned after receiving is rewritten regardless of the TRS value. The data loaded from receiving device is retained, therefore pay attention when using bit-manipulation instructions.

#### Bit 0

ACKB	 Description	
0	Receive mode: 0 is output at acknowledge output timing	(Initial value)
	Transmit mode: Indicates that the receiving device has acknow is 0)	ledged the data (signal
1	Receive mode: 1 is output at acknowledge output timing	
	Transmit mode: Indicates that the receiving device has not ackr (signal is 1)	nowledged the data



## 16.2.7 Serial/Timer Control Register (STCR)

Bit	7	6	5	4	3	2	1	0
	IICS	IICX1	IICX0	IICE	FLSHE	_	ICKS1	ICKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

STCR is an 8-bit readable/writable register that controls register access, the I<sup>2</sup>C interface operating mode (when the on-chip IIC option is included), and on-chip flash memory, and selects the TCNT input clock source. For details of functions not related to the I<sup>2</sup>C bus interface, see section 3.2.4, Serial Timer Control Register (STCR), and the descriptions of the relevant modules. If a module controlled by STCR is not used, do not write 1 to the corresponding bit.

STCR is initialized to H'00 by a reset and in hardware standby mode.

**Bit 7—I**<sup>2</sup>C **Extra Buffer Select (IICS):** Designates bits 7 to 4 of port A as the same kind of output buffer as SCL and SDA. This bit is used when implementing the I<sup>2</sup>C interface by software only.

#### Bit 7

IICS	Description	
0	PA7 to PA4 are normal I/O pins	(Initial value)
1	PA7 to PA4 are I/O pins with bus driving capability	

**Bits 6 and 5—I**<sup>2</sup>C **Transfer Select 1 and 0 (IICX1, IICX0):** These bits, together with bits CKS2 to CKS0 in ICMR of IIC1, selects the transfer rate in master mode. For details, see section 16.2.4, I<sup>2</sup>C Bus Mode Register (ICMR).

**Bit 4—I**<sup>2</sup>C **Master Enable (IICE):** Controls CPU access to the I<sup>2</sup>C bus interface data and control registers (ICCR, ICSR, ICDR/SARX, ICMR/SAR).

Bit 4

IICE	Description	
0	CPU access to I <sup>2</sup> C bus interface data and control registers is disabled	(Initial value)
1	CPU access to I <sup>2</sup> C bus interface data and control registers is enabled	

**Bit 3—Flash Memory Control Register Enable (FLSHE):** Controls the access of CPU to the flash memory control registers, the power-down mode control registers, and the supporting module control registers. See section 3.2.4. Serial Timer Control Register (STCR).

Bit 2—Reserved: Do not write 1 to this bit.

Bits 1 and 0—Internal Clock Source Select 1 and 0 (ICKS1, ICSK0): These bits, together with bits CKS2 to CKS0 in TCR, select the clock input to the timer counters (TCNT). For details, see section 12.2.4, Timer Control Register (TCR).

## 16.2.8 DDC Switch Register (DDCSWR)

Bit	7	6	5	4	3	2	1	0
	SWE	SW	ΙE	IF	CLR3	CLR2	CLR1	CLR0
Initial value	0	0	0	0	1	1	1	1
Read/Write	R/W	R/W	R/W	R/(W)*1	W*2	$W^{*2}$	W*2	$W^{*2}$

Notes: 1. Only 0 can be written, to clear the flag.

2. Always read as 1.

DDCSWR is an 8-bit readable/writable register that controls the IIC channel 0 automatic format switching function and IIC internal latch clearance.

DDCSWR is initialized to H'0F by a reset and in hardware standby mode.

**Bit 7—DDC Mode Switch Enable (SWE):** Selects the function for automatically switching IIC channel 0 from formatless mode to the I<sup>2</sup>C bus format.

Bit 7

SWE	Description	
0	Automatic switching of IIC channel 0 from formatless mode to I <sup>2</sup> C bus format is disabled	(Initial value)
1	Automatic switching of IIC channel 0 from formatless mode to I <sup>2</sup> C bus format is enabled	

**Bit 6—DDC Mode Switch (SW):** Selects either formatless mode or the I<sup>2</sup>C bus format for IIC channel 0.

## Bit 6

SW	Description	
0	IIC channel 0 is used with the I <sup>2</sup> C bus format	(Initial value)
	[Clearing conditions]	
	1. When 0 is written by software	
	2. When a falling edge is detected on the SCL pin when SWE = 1	
1	IIC channel 0 is used in formatless mode	
	[Setting condition]	
	When 1 is written in SW after reading SW = 0	

**Bit 5—DDC Mode Switch Interrupt Enable Bit (IE):** Enables or disables an interrupt request to the CPU when automatic format switching is executed for IIC channel 0.

## Bit 5

IE	 Description	
0	Interrupt when automatic format switching is executed is disabled	(Initial value)
1	Interrupt when automatic format switching is executed is enabled	

**Bit 4—DDC Mode Switch Interrupt Flag (IF):** Flag that indicates an interrupt request to the CPU when automatic format switching is executed for IIC channel 0.

## Bit 4

IF	Description	
0	No interrupt is requested when automatic format switching is executed	(Initial value)
	[Clearing condition]	
	When 0 is written in IF after reading IF = 1	
1	An interrupt is requested when automatic format switching is executed	
	[Setting condition]	
	When a falling edge is detected on the SCL pin when SWE = 1	

Bits 3 to 0—IIC Clear 3 to 0 (CLR3 to CLR0): These bits control initialization of the internal state of IIC0 and IIC1.

These bits can only be written to; if read they will always return a value of 1.


When a write operation is performed on these bits, a clear signal is generated for the internal latch circuit of the corresponding module(s), and the internal state of the IIC module(s) is initialized.

The write data for these bits is not retained. To perform IIC clearance, bits CLR3 to CLR0 must be written to simultaneously using an MOV instruction. Do not use a bit manipulation instruction such as BCLR.

When clearing is required again, all the bits must be written to in accordance with the setting.

Bit 2	Bit 1	Bit 0	
CLR2	CLR1	CLR0	Description
0	_	_	Setting prohibited
1	0	0	Setting prohibited
		1	IIC0 internal latch cleared
	1	0	IIC1 internal latch cleared
		1	IIC0 and IIC1 internal latches cleared
_	_	_	Invalid setting
	CLR2	CLR2 CLR1 0 —	CLR2         CLR1         CLR0           0         —         —           1         0         0           1         0         1

# 16.2.9 Module Stop Control Register (MSTPCR)



MSTPCR comprises two 8-bit readable/writable registers, and is used to perform module stop mode control.

When the MSTP4 or MSTP3 bit is set to 1, operation of the corresponding IIC channel is halted at the end of the bus cycle, and a transition is made to module stop mode. For details, see section 24.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not initialized in software standby mode.

MSTPCRL Bit 4—Module Stop (MSTP4): Specifies IIC channel 0 module stop mode.

## MSTPCRL Bit 4

MSTP4	Description	
0	IIC channel 0 module stop mode is cleared	
1	IIC channel 0 module stop mode is set	(Initial value)

MSTPCRL Bit 3—Module Stop (MSTP3): Specifies IIC channel 1 module stop mode.

## MSTPCRL Bit 3

MSTP3	Description	
0	IIC channel 1 module stop mode is cleared	
1	IIC channel 1 module stop mode is set	(Initial value)

# 16.3 Operation

## 16.3.1 I<sup>2</sup>C Bus Data Format

The I<sup>2</sup>C bus interface has serial and I<sup>2</sup>C bus formats.

The I<sup>2</sup>C bus formats are addressing formats with an acknowledge bit. These are shown in figures 16.3 (a) and (b). The first frame following a start condition always consists of 8 bits.

IIC channel 0 only is capable of formatless operation, as shown in figure 16.4.

The serial format is a non-addressing format with no acknowledge bit. This is shown in figure 16.5.

Figure 16.6 shows the I<sup>2</sup>C bus timing.

The symbols used in figures 16.3 to 16.6 are explained in table 16.4.




Figure 16.3 I<sup>2</sup>C Bus Data Formats (I<sup>2</sup>C Bus Formats)




Figure 16.4 Formatless




Figure 16.5 I<sup>2</sup>C Bus Data Format (Serial Format)






Figure 16.6 I<sup>2</sup>C Bus Timing

Table 16.4 I<sup>2</sup>C Bus Data Format Symbols

Legend	
S	Start condition. The master device drives SDA from high to low while SCL is high
SLA	Slave address, by which the master device selects a slave device
R/W	Indicates the direction of data transfer: from the slave device to the master device when $R/\overline{W}$ is 1, or from the master device to the slave device when $R/\overline{W}$ is 0
A	Acknowledge. The receiving device (the slave in master transmit mode, or the master in master receive mode) drives SDA low to acknowledge a transfer
DATA	Transferred data. The bit length is set by bits BC2 to BC0 in ICMR. The MSB-first or LSB-first format is selected by bit MLS in ICMR
Р	Stop condition. The master device drives SDA from low to high while SCL is high

# 16.3.2 Master Transmit Operation

In I<sup>2</sup>C bus format master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal.

The transmission procedure and operations by which data is sequentially transmitted in synchronization with ICDR write operations, are described below.

- [1] Set the ICE bit in ICCR to 1. Set bits MLS, WAIT, and CKS2 to CKS0 in ICMR, and bit IICX in STCR, according to the operation mode.
- [2] Read the BBSY flag to confirm that the bus is free.
- [3] Set the MST and TRS bits to 1 in ICCR to select master transmit mode.
- [4] Write 1 to BBSY and 0 to SCP. This switches SDA from high to low when SCL is high, and generates the start condition.
- [5] When the start condition is generated, the IRIC and IRTR flags are set to 1. If the IEIC bit in ICCR has been set to 1, an interrupt request is sent to the CPU.
- [6] Write data to ICDR (slave address +  $R/\overline{W}$ )

With the I<sup>2</sup>C bus format (when the FS bit in SAR or the FSX bit in SARX is 0), the first framedata following the start condition indicates the 7-bit slave address and transmit/receive direction. Then clear the IRIC flag to indicate the end of transfer.Writing to ICDR and clearing of the IRIC flag must be executed continuously, so that no interrupt is inserted. If a period of time that is equal to transfer one byte has elapsed by the time the IRIC flag is cleared, the end of transfer cannot be identified.

The master device sequentially sends the transmit clock and the data written to ICDR with the timing shown in figure 16.7. The selected slave device (i.e., the slave device with the matching slave address) drives SDA low at the 9th transmit clock pulse and returns an acknowledge signal.

- [7] When one frame of data has been transmitted, the IRIC flag is set to 1 at the rise of the 9th transmit clock pulse. After one frame has been transmitted, SCL is automatically fixed low in synchronization with the internal clock until the next transmit data is written.
- [8] Read the ACKB bit to confirm that ACKB is 0.

  When the slave device has not returned an acknowledge signal and ACKB remains 1, execute the transmit end processing described in step [12] and perform transmit operation again.
- [9] Write the next data to be transmitted in ICDR. To identify the end of data transfer, clear the IRIC flag to 0.

As described in step [6] above, writing to ICDR and clearing of the IRIC flag must be executed continuously so that no interrupt is inserted.

The next frame is transmitted in synchronization with the internal clock.

- [10] When one frame of data has been transmitted, the IRIC flag is set to 1 at the rise of the 9th transmit clock pulse. After one frame has been transmitted, SCL is automatically fixed low in synchronization with the internal clock until the next transmit data is written.
- [11] Read the ACKB bit of ICSR. Confirm that the slave device has returned an acknowledge signal and ACKB is 0. When more data is to be transmitted, return to step [9] to execute next transmit operation. If the slave device has not returned an acknowledge signal and ACKB is 1, execute the transmit end processing described in step [12].
- [12] Clear the IRIC flag to 0. Write BBSY and CSP of ICCR to 0. By doing so, SDA is changed from low to high while SCL is high and the transmit stop condition is generated.






Figure 16.7 Example of Master Transmit Mode Operating Timing (MLS = WAIT = 0)

## 16.3.3 Master Receive Operation

In master receive mode, the master device outputs the receive clock, receives data, and returns an acknowledge signal. The slave device transmits data.

The receive procedure and operations by which data is sequentially received in synchronization with ICDR read operations, are described below.

- [1] Clear the TRS bit of ICCR to 0 and switch from transmit mode to receive mode. Set the WAIT bit to 1 and clear the ACKB bit of ICSR to 0 (acknowledge data setting).
- [2] When ICDR is read (dummy data read), reception is started and the receive clock is output, and data is received, in synchronization with the internal clock. To indicate the wait, clear the IRIC flag to 0.

Reading from ICDR and clearing of the IRIC flag must be executed continuously so that no interrupt is inserted.

If a period of time that is equal to transfer one byte has elapsed by the time the IRIC flag is cleared, the end of transfer cannot be identified.

- [3] The IRIC flag is set to 1 at the fall of the 8th clock of a one-frame reception clock. At this point, if the IEIC bit of ICCR is set to 1, an interrupt request is generated to the CPU. SCL is automatically fixed low in synchronization with the internal clock until the IRIC flag is cleared. If the first frame is the final reception frame, execute the end processing as described in [10].
- [4] Clear the IRIC flag to 0 to release from the wait state. The master device outputs the 9th receive clock pulse, sets SDA to low, and returns an acknowledge signal.
- [5] When one frame of data has been transmitted, the IRIC and IRTR flags are set to 1 at the rise of the 9th transmit clock pulse. The master device continues to output the receive clock for the next receive data.
- [6] Read the ICDR receive data.
- [7] Clear the IRIC flag to indicate the next wait. From clearing of the IRIC flag to completion of data transmission as described in steps [5], [6], and [7], must be performed within the time taken to transfer one byte because releasing of the wait state as described in step [4](or[9]).
- [8] The IRIC flag is set to 1 at the fall of the 8th receive clock pulse. SCL is automatically fixed low in synchronization with the internal clock until the IRIC flag is cleared.
- If this frame is the final reception frame, execute the end processing as described in [10]. [9] Clear the IRIC flag to 0 to release from the wait state. The master device outputs the 9th reception clock pulse, sets SDA to low, and returns an acknowledge signal.
  - By repeating steps [5] to [9] above, more data can be received.
- [10] Set the ACKB bit of ICSR to 1 and set the acknowledge data for the final reception. Set the TRS bit of ICCR to 1 to change receive mode to transmit mode.
- [11] Clear the IRIC flag to release from the wait state.
- [12] When one frame of data has been received, the IRIC flag is set to 1 at the rise of the 9th reception clock pulse.
- [13] Clear the WAIT bit of ICMR to 0 to cancel wait mode. Read the ICDR receive data and clear the IRIC flag to 0.
  - Clear the IRIC flag only when WAIT = 0.
  - (If the stop-condition generation command is executed after clearing the IRIC flag to 0 and then clearing the WAIT bit to 0, the SDA line is fixed low and the stop condition cannot be generated.)
- [14] Write 0 to BBSY and SCP. This changes SDA from low to high when SCL is high, and generates the stop condition.






Figure 16.8 (1) Example of Master Receive Mode Operating Timing (MLS = ACKB = 0 and WAIT = 1)




Figure 16.8 (2) Example of Master Receive Mode Operating Timing (MLS = ACKB = 0 and WAIT = 1)

## 16.3.4 Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. The reception procedure and operations in slave receive mode are described below.

- [1] Set the ICE bit in ICCR to 1. Set the MLS bit in ICMR and the MST and TRS bits in ICCR according to the operating mode.
- [2] When the start condition output by the master device is detected, the BBSY flag in ICCR is set to 1.
- [3] When the slave address matches in the first frame following the start condition, the device operates as the slave device specified by the master device. If the 8th data bit (R/W) is 0, the TRS bit in ICCR remains cleared to 0, and slave receive operation is performed.
- [4] At the 9th clock pulse of the receive frame, the slave device drives SDA low and returns an acknowledge signal. At the same time, the IRIC flag in ICCR is set to 1. If the IEIC bit in ICCR has been set to 1, an interrupt request is sent to the CPU. If the RDRF internal flag has been cleared to 0, it is set to 1, and the receive operation continues. If the RDRF internal flag has been set to 1, the slave device drives SCL low from the fall of the receive clock until data is read into ICDR.
- [5] Read ICDR and clear the IRIC flag in ICCR to 0. The RDRF flag is cleared to 0.

Receive operations can be performed continuously by repeating steps [4] and [5]. When SDA is changed from low to high when SCL is high, and the stop condition is detected, the BBSY flag in ICCR is cleared to 0.






Figure 16.9 Example of Slave Receive Mode Operation Timing (1) (MLS = ACKB = 0)




Figure 16.10 Example of Slave Receive Mode Operation Timing (2) (MLS = ACKB = 0)

# 16.3.5 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data, while the master device outputs the receive clock and returns an acknowledge signal. The transmission procedure and operations in slave transmit mode are described below.

- [1] Set the ICE bit in ICCR to 1. Set the MLS bit in ICMR and the MST and TRS bits in ICCR according to the operating mode.
- [2] When the slave address matches in the first frame following detection of the start condition, the slave device drives SDA low at the 9th clock pulse and returns an acknowledge signal. At the same time, the IRIC flag in ICCR is set to 1. If the IEIC bit in ICCR has been set to 1, an interrupt request is sent to the CPU. If the 8th data bit (R/W) is 1, the TRS bit in ICCR is set to 1, and the mode changes to slave transmit mode automatically. The TDRE internal flag is set to 1. The slave device drives SCL low from the fall of the transmit clock until ICDR data is written.



- [3] After clearing the IRIC flag to 0, write data to ICDR. The TDRE internal flag is cleared to 0. The written data is transferred to ICDRS, and the TDRE internal flag and the IRIC and IRTR flags are set to 1 again. After clearing the IRIC flag to 0, write the next data to ICDR. The slave device sequentially sends the data written into ICDR in accordance with the clock output by the master device at the timing shown in figure 16.10.
- [4] When one frame of data has been transmitted, the IRIC flag in ICCR is set to 1 at the rise of the 9th transmit clock pulse. If the TDRE internal flag has been set to 1, this slave device drives SCL low from the fall of the transmit clock until data is written to ICDR. The master device drives SDA low at the 9th clock pulse, and returns an acknowledge signal. As this acknowledge signal is stored in the ACKB bit in ICSR, this bit can be used to determine whether the transfer operation was performed normally. When the TDRE internal flag is 0, the data written into ICDR is transferred to ICDRS, transmission is started, and the TDRE internal flag and the IRIC and IRTR flags are set to 1 again.
- [5] To continue transmission, clear the IRIC flag to 0, then write the next data to be transmitted into ICDR. The TDRE flag is cleared to 0.

Transmit operations can be performed continuously by repeating steps [4] and [5]. To end transmission, write H'FF to ICDR to release SDA on the slave side. When SDA is changed from low to high when SCL is high, and the stop condition is detected, the BBSY flag in ICCR is cleared to 0.




Figure 16.11 Example of Slave Transmit Mode Operation Timing (MLS = 0)

# 16.3.6 IRIC Setting Timing and SCL Control

The interrupt request flag (IRIC) is set at different times depending on the WAIT bit in ICMR, the FS bit in SAR, and the FSX bit in SARX. If the TDRE or RDRF internal flag is set to 1, SCL is automatically held low after one frame has been transferred; this timing is synchronized with the internal clock. Figure 16.11 shows the IRIC set timing and SCL control.




Figure 16.12 IRIC Setting Timing and SCL Control

## 16.3.7 Automatic Switching from Formatless Mode to I<sup>2</sup>C Bus Format

Setting the SW bit to 1 in DDCSWR enables formatless mode to be selected as the IIC0 operating mode. Switching from formatless mode to the I<sup>2</sup>C bus format (slave mode) is performed automatically when a falling edge is detected on the SCL pin.

The following four preconditions are necessary for this operation:

- A common data pin (SDA) for formatless and I<sup>2</sup>C bus format operation
- Separate clock pins for formatless operation (VSYNCI) and I<sup>2</sup>C bus format operation (SCL)
- A fixed 1 level for the SCL pin during formatless operation (the SCL pin does not output a low level)
- Settings of bits other than TRS in ICCR that allow I<sup>2</sup>C bus format operation

Automatic switching is performed from formatless mode to the I<sup>2</sup>C bus format when the SW bit in DDCSWR is automatically cleared to 0 on detection of a falling edge on the SCL pin. Switching from the I<sup>2</sup>C bus format to formatless mode is achieved by having software set the SW bit in DDCSWR to 1.

In formatless mode, bits (such as MSL and TRS) that control the I<sup>2</sup>C bus interface operating mode must not be modified. When switching from the I<sup>2</sup>C bus format to formatless mode, set the TRS bit to 1 or clear it to 0 according to the transmit data (transmission or reception) in formatless mode, then set the SW bit to 1. After automatic switching from formatless mode to the I<sup>2</sup>C bus format (slave mode), in order to wait for slave address reception, the TRS bit is automatically cleared to 0.

If a falling edge is detected on the SCL pin during formatless operation, I<sup>2</sup>C bus interface operation is deferred until a stop condition is detected.



## 16.3.8 Operation Using the DTC

The  $I^2C$  bus format provides for selection of the slave device and transfer direction by means of the slave address and the  $R/\overline{W}$  bit, confirmation of reception with the acknowledge bit, indication of the last frame, and so on. Therefore, continuous data transfer using the DTC must be carried out in conjunction with CPU processing by means of interrupts.

Table 16.5 shows some examples of processing using the DTC. These examples assume that the number of transfer data bytes is known in slave mode.

Table 16.5 Examples of Operation Using the DTC

Item	Master Transmit Mode	Master Receive Mode	Slave Transmit Mode	Slave Receive Mode	
Slave address + R/W bit transmission/ reception	Transmission by DTC (ICDR write)	Transmission by CPU (ICDR write)	Reception by CPU (ICDR read)	Reception by CPU (ICDR read)	
Dummy data read	_	Processing by CPU (ICDR read)	_	_	
Actual data transmission/ reception	Transmission by DTC (ICDR write)	Reception by DTC (ICDR read)	Transmission by DTC (ICDR write)	Reception by DTC (ICDR read)	
Dummy data (H'FF) write	_	_	Processing by DTC (ICDR write)	_	
Last frame processing	Not necessary	Reception by CPU (ICDR read)	Not necessary	Reception by CPU (ICDR read)	
Transfer request processing after	1st time: Clearing by CPU	Not necessary	Automatic clearing on detection of end	Not necessary	
last frame processing	2nd time: End condition issuance by CPU		condition during transmission of dummy data (H'FF)		
Setting of number of DTC transfer data frames	Transmission: Actual data count + 1 (+1 equivalent to slave address + R/W bits)	Reception: Actual data count	Transmission: Actual data count + 1 (+1 equivalent to dummy data (H'FF))	Reception: Actual data count	

#### 16.3.9 Noise Canceler

The logic levels at the SCL and SDA pins are routed through noise cancelers before being latched internally. Figure 16.12 shows a block diagram of the noise canceler circuit.

The noise canceler consists of two cascaded latches and a match detector. The SCL (or SDA) input signal is sampled on the system clock, but is not passed forward to the next circuit unless the outputs of both latches agree. If they do not agree, the previous value is held.




Figure 16.13 Block Diagram of Noise Canceler

# 16.3.10 Sample Flowcharts

Figures 16.13 to 16.16 show sample flowcharts for using the I<sup>2</sup>C bus interface in each mode.




Figure 16.14 Flowchart for Master Transmit Mode (Example)




Figure 16.15 Flowchart for Master Receive Mode (Example)




Figure 16.16 Flowchart for Slave Receive Mode (Example)




Figure 16.17 Flowchart for Slave Transmit Mode (Example)

#### 16.3.11 Initialization of Internal State

The IIC has a function for forcible initialization of its internal state if a deadlock occurs during communication.

Initialization is executed in accordance with the setting of bits CLR3 to CLR0 in the DDCSWR register or clearing ICE bit. For details the setting of bits CLR3 to CLR0, see section 16.2.8, DDC Switch Register (DDCSWR).

Scope of Initialization: The initialization executed by this function covers the following items:

- TDRE and RDRF internal flags
- Transmit/receive sequencer and internal operating clock counter
- Internal latches for retaining the output state of the SCL and SDA pins (wait, clock, data output, etc.)

The following items are not initialized:

- Actual register values (ICDR, SAR, SARX, ICMR, ICCR, ICSR, DDCSWR, STCR)
- Internal latches used to retain register read information for setting/clearing flags in the ICMR, ICCR, ICSR, and DDCSWR registers
- The value of the ICMR register bit counter (BC2 to BC0)
- Generated interrupt sources (interrupt sources transferred to the interrupt controller)

#### Notes on Initialization:

- Interrupt flags and interrupt sources are not cleared, and so flag clearing measures must be taken as necessary.
- Basically, other register flags are not cleared either, and so flag clearing measures must be taken as necessary.
- When initialization is executed by the DDCSWR register, the write data for bits CLR3 to CLR0 is not retained. To perform IIC clearance, bits CLR3 to CLR0 must be written to simultaneously using an MOV instruction. Do not use a bit manipulation instruction such as BCLR. Similarly, when clearing is required again, all the bits must be written to simultaneously in accordance with the setting.
- If a flag clearing setting is made during transmission/reception, the IIC module will stop transmitting/receiving at that point and the SCL and SDA pins will be released. When transmission/reception is started again, register initialization, etc., must be carried out as necessary to enable correct communication as a system.

The value of the BBSY bit cannot be modified directly by this module clear function, but since the stop condition pin waveform is generated according to the state and release timing of the SCL and SDA pins, the BBSY bit may be cleared as a result. Similarly, state switching of other bits and flags may also have an effect.

To prevent problems caused by these factors, the following procedure should be used when initializing the IIC state.

- 1. Execute initialization of the internal state according to the setting of bits CLR3 to CLR0 or ICE bit clearing.
- 2. Execute a stop condition issuance instruction (write 0 to BBSY and SCP) to clear the BBSY bit to 0, and wait for two transfer rate clock cycles.
- 3. Re-execute initialization of the internal state according to the setting of bits CLR3 to CLR0 or ICE bit clearing.
- 4. Initialize (re-set) the IIC registers.



# 16.4 Usage Notes

- In master mode, if an instruction to generate a start condition is immediately followed by an instruction to generate a stop condition, neither condition will be output correctly. To output consecutive start and stop conditions, after issuing the instruction that generates the start condition, read the relevant ports, check that SCL and SDA are both low, then issue the instruction that generates the stop condition. Note that SCL may not yet have gone low when BBSY is cleared to 0.
- Either of the following two conditions will start the next transfer. Pay attention to these conditions when reading or writing to ICDR.
  - Write access to ICDR when ICE = 1 and TRS = 1 (including automatic transfer from ICDRT to ICDRS)
  - Read access to ICDR when ICE = 1 and TRS = 0 (including automatic transfer from ICDRS to ICDRR)
- Table 16.6 shows the timing of SCL and SDA output in synchronization with the internal clock. Timings on the bus are determined by the rise and fall times of signals affected by the bus load capacitance, series resistance, and parallel resistance.

Table 16.6 I<sup>2</sup>C Bus Timing (SCL and SDA Output)

Item	Symbol	<b>Output Timing</b>	Unit	Notes
SCL output cycle time	t <sub>sclo</sub>	28t <sub>cyc</sub> to 256t <sub>cyc</sub>	ns	Figure 25.27
SCL output high pulse width	t <sub>sclho</sub>	0.5t <sub>sclo</sub>	ns	(reference)
SCL output low pulse width	t <sub>scllo</sub>	0.5t <sub>sclo</sub>	ns	<del>_</del>
SDA output bus free time	t <sub>BUFO</sub>	$0.5t_{\scriptscriptstyle SCLO} - 1t_{\scriptscriptstyle cyc}$	ns	_
Start condition output hold time	t <sub>STAHO</sub>	$0.5t_{\scriptscriptstyle SCLO} - 1t_{\scriptscriptstyle cyc}$	ns	_
Retransmission start condition output setup time	t <sub>staso</sub>	1t <sub>scLO</sub>	ns	
Stop condition output setup time	t <sub>stoso</sub>	0.5t <sub>sclo</sub> + 2t <sub>cyc</sub>	ns	_
Data output setup time (master)	t <sub>SDASO</sub>	$1t_{\text{SCLLO}} - 3t_{\text{cyc}}$	ns	_
Data output setup time (slave)		1t <sub>scll</sub> – (6t <sub>cyc</sub> or 12t <sub>cyc</sub> *)		
Data output hold time	t <sub>sdaho</sub>	3t <sub>cyc</sub>	ns	<del></del>

Note: \* 6t<sub>cvc</sub> when IICX is 0, 12t<sub>cvc</sub> when 1.

SCL and SDA input is sampled in synchronization with the internal clock. The AC timing
therefore depends on the system clock cycle t<sub>cvc</sub>, as shown in I<sup>2</sup>C bus Timing in section 25,

Electrical Characteristics. Note that the 1<sup>2</sup>C bus interface AC timing specifications will not be met with a system clock frequency of less than 5 MHz.

• The I<sup>2</sup>C bus interface specification for the SCL rise time t<sub>st</sub> is under 1000 ns (300 ns for high-speed mode). In master mode, the I<sup>2</sup>C bus interface monitors the SCL line and synchronizes one bit at a time during communication. If t<sub>st</sub> (the time for SCL to go from low to V<sub>IH</sub>) exceeds the time determined by the input clock of the I<sup>2</sup>C bus interface, the high period of SCL is extended. The SCL rise time is determined by the pull-up resistance and load capacitance of the SCL line. To insure proper operation at the set transfer rate, adjust the pull-up resistance and load capacitance so that the SCL rise time does not exceed the values given in the table below.

Table 16.7 Permissible SCL Rise Time (t<sub>sp</sub>) Values

		Time indication				
IICX	t <sub>cyc</sub> Indication		I <sup>2</sup> C Bus Specification (Max.)	φ = 5 MHz	φ = 8 MHz	φ = 10 MHz
0	7.5t <sub>cyc</sub>	Normal mode	1000 ns	1000 ns	937 ns	750 ns
		High-speed mode	300 ns	300 ns	300 ns	300 ns
1	17.5t <sub>cyc</sub>	Normal mode	1000 ns	1000 ns	1000 ns	1000 ns
		High-speed mode	300 ns	300 ns	300 ns	300 ns

Note: The maximum operating frequency for the H8S/2169 and H8S/2149 is 10 MHz.

• The I<sup>2</sup>C bus interface specifications for the SCL and SDA rise and fall times are under 1000 ns and 300 ns. The I<sup>2</sup>C bus interface SCL and SDA output timing is prescribed by t<sub>cyc</sub>, as shown in table 16.6. However, because of the rise and fall times, the I<sup>2</sup>C bus interface specifications may not be satisfied at the maximum transfer rate. Table 16.8 shows output timing calculations for different operating frequencies, including the worst-case influence of rise and fall times.

 $t_{\mbox{\tiny BUFO}}$  fails to meet the I^2C bus interface specifications at any frequency. The solution is either (a) to provide coding to secure the necessary interval (approximately 1 µs) between issuance of a stop condition and issuance of a start condition, or (b) to select devices whose input timing permits this output timing for use as slave devices connected to the I^2C bus.

 $t_{\scriptscriptstyle SCLLO}$  in high-speed mode and  $t_{\scriptscriptstyle STASO}$  in standard mode fail to satisfy the I²C bus interface specifications for worst-case calculations of  $t_{\scriptscriptstyle Sr}/t_{\scriptscriptstyle Sf}$ . Possible solutions that should be investigated include (a) adjusting the rise and fall times by means of a pull-up resistor and capacitive load, (b) reducing the transfer rate to meet the specifications, or (c) selecting devices whose input timing permits this output timing for use as slave devices connected to the I²C bus.



Table 16.8 I<sup>2</sup>C Bus Timing (with Maximum Influence of  $t_{sr}/t_{sp}$ )

Time Indication (at Maximum Transfer Rate) [ns]

Item	t <sub>cyc</sub> Indication		t <sub>sr</sub> /t <sub>sr</sub> Influence (Max.)	I <sup>2</sup> C Bus Specification (Min.)	φ = 5 MHz	φ = 8 MHz	φ = 10 MHz
t <sub>sclho</sub>	0.5t <sub>sclo</sub>	Standard mode	-1000	4000	4000	4000	4000
	(-t <sub>Sr</sub> )	High-speed mode	-300	600	950	950	950
t <sub>scllo</sub>	0.5t <sub>sclo</sub>	Standard mode	-250	4700	4750	4750	4750
	$(-t_{Sf})$	High-speed mode	-250	1300	1000*1	1000*1	1000*1
$\overline{t_{_{BUFO}}}$	0.5t <sub>sclo</sub> -	Standard mode	-1000	4700	3800*1	3875*1	3900*1
	$1t_{cyc}(-t_{Sr})$	High-speed mode	-300	1300	750 <sup>*1</sup>	825 <sup>*1</sup>	850 <sup>*1</sup>
t <sub>STAHO</sub>	$0.5t_{\scriptscriptstyle SCLO} - \\ 1t_{\scriptscriptstyle cyc} \left(-t_{\scriptscriptstyle Sf}\right)$	Standard mode	-250	4000	4550	4625	4650
		High-speed mode	-250	600	800	875	900
t <sub>STASO</sub>	1t <sub>sclo</sub>	Standard mode	-1000	4700	9000	9000	9000
	(-t <sub>Sr</sub> )	High-speed mode	-300	600	2200	2200	2200
t <sub>stoso</sub>	0.5t <sub>sclo</sub> +	Standard mode	-1000	4000	4400	4250	4200
	$2t_{\text{cyc}} \left(-t_{\text{Sr}}\right)$	High-speed mode	-300	600	1350	1200	1150
t <sub>sdaso</sub> (master)	$1t_{SCLLO}^{*3} - 3t_{cyc}(-t_{Sr})$	Standard mode	-1000	250	3100	3325	3400
		High-speed mode	-300	100	400	625	700
t <sub>sdaso</sub>	1t <sub>SCLL</sub> *3 - 12t <sub>cyc</sub> (-t <sub>Sr</sub> )	Standard mode	-1000	250	1300	2200	2500
(slave)		High-speed mode	-300	100	-1400 <sup>*1</sup>	-500 <sup>*1</sup>	-200 <sup>*1</sup>
t <sub>SDAHO</sub>	3t <sub>cyc</sub>	Standard mode	0	0	600	375	300
		High-speed mode	0	0	600	375	300

Notes: The maximum operating frequency for the H8S/2169 and H8S/2149 is 10 MHz.

- 1. Does not meet the I²C bus interface specification. Remedial action such as the following is necessary: (a) secure a start/stop condition issuance interval; (b) adjust the rise and fall times by means of a pull-up resistor and capacitive load; (c) reduce the transfer rate; (d) select slave devices whose input timing permits this output timing.
  The values in the above table will vary depending on the settings of the IICX bit and bits CKS0 to CKS2. Depending on the frequency it may not be possible to achieve the maximum transfer rate; therefore, whether or not the I²C bus interface specifications are
- Value when the IICX bit is set to 1. When the IICX bit is cleared to 0, the value is (t<sub>scll</sub> 6t<sub>eve</sub>).

met must be determined in accordance with the actual setting conditions.

3. Calculated using the I<sup>2</sup>C bus specification values (standard mode: 4700 ns min.; high-speed mode: 1300 ns min.).

• Note on ICDR Read at End of Master Reception

To halt reception at the end of a receive operation in master receive mode, set the TRS bit to 1 and write 0 to BBSY and SCP in ICCR. This changes SDA from low to high when SCL is high, and generates the stop condition. After this, receive data can be read by means of an ICDR read, but if data remains in the buffer the ICDRS receive data will not be transferred to ICDR, and so it will not be possible to read the second byte of data.

If it is necessary to read the second byte of data, issue the stop condition in master receive mode (i.e. with the TRS bit cleared to 0). When reading the receive data, first confirm that the BBSY bit in the ICCR register is cleared to 0, the stop condition has been generated, and the bus has been released, then read the ICDR register with TRS cleared to 0.

Note that if the receive data (ICDR data) is read in the interval between execution of the instruction for issuance of the stop condition (writing of 0 to BBSY and SCP in ICCR) and the actual generation of the stop condition, the clock may not be output correctly in subsequent master transmission.

Clearing of the MST bit after completion of master transmission/reception, or other modifications of IIC control bits to change the transmit/receive operating mode or settings, must be carried out during interval (a) in figure 16.17 (after confirming that the BBSY bit has been cleared to 0 in the ICCR register).




Figure 16.18 Points for Attention Concerning Reading of Master Receive Data

#### Notes on Start Condition Issuance for Retransmission

Figure 16.18 shows the timing of start condition issuance for retransmission, and the timing for subsequently writing data to ICDR, together with the corresponding flowchart. After start condition issuance is done and determined the start condition, write the transmit data to ICDR, as shown below.




Figure 16.19 Flowchart and Timing of Start Condition Instruction Issuance for Retransmission

Notes on I<sup>2</sup>C Bus Interface Stop Condition Instruction Issuance

If the rise time of the 9th SCL clock exceeds the specification because the bus load capacitance is large, or if there is a slave device of the type that drives SCL low to effect a wait, after rising of the 9th SCL clock, issue the stop condition after reading SCL and determining it to below, as shown below.




Figure 16.20 Timing of Stop Condition Issuance

#### Notes on WAIT Function

— Conditions to cause this phenomenon

When both of the following conditions are satisfied, the clock pulse of the 9th clock could be outputted continuously in master mode using the WAIT function due to the failure of the WAIT insertion after the 8th clock fall.

- (1) Setting the WAIT bit of the ICMR register to 1 and operating WAIT, in master mode
- (2) If the IRIC bit of interrupt flag is cleared from 1 to 0 between the fall of the 7th clock and the fall of the 8th clock.

#### — Error phenomenon

Normally, WAIT State will be cancelled by clearing the IRIC flag bit from 1 to 0 after the fall of the 8th clock in WAIT State. In this case, if the IRIC flag bit is cleared between the 7th clock fall and the 8th clock fall, the IRIC flag clear- data will be retained internally. Therefore, the WAIT State will be cancelled right after WAIT insertion on 8th clock fall.

#### — Restrictions

Please clear the IRIC flag before the rise of the 7th clock (the counter value of BC2 through BC0 should be 2 or greater), after the IRIC flag is set to 1 on the rise of the 9th clock.

If the IRIC flag-clear is delayed due to the interrupt or other processes and the value of BC counter is turned to 1 or 0, please confirm the SCL pins are in L' state after the counter value of BC2 through BC0 is turned to 0, and clear the IRIC flag. (See figure 16.21.)




Figure 16.21 IRIC Flag Clear Timing on WAIT Operation

• Notes on ICDR Reads and ICCR Access in Slave Transmit Mode

In a transmit operation in the slave mode of the I<sup>2</sup>C bus interface, do not read the ICDR register or read or write to the ICCR register during the period indicated by the shaded portion in figure 16.22.

Normally, when interrupt processing is triggered in synchronization with the rising edge of the 9th clock cycle, the period in question has already elapsed when the transition to interrupt processing takes place, so there is no problem with reading the ICDR register or reading or writing to the ICCR register.

To ensure that the interrupt processing is performed properly, one of the following two conditions should be applied.

- (1) Make sure that reading received data from the ICDR register, or reading or writing to the ICCR register, is completed before the next slave address receive operation starts.
- (2) Monitor the BC2 to BC0 counter in the ICMR register and, when the value of BC2 to BC0 is 000 (8th or 9th clock cycle), allow a waiting time of at least 2 transfer clock cycles in order to involve the problem period in question before reading from the ICDR register, or reading or writing to the ICCR register.




Figure 16.22 ICDR Read and ICCR Access Timing in Slave Transmit Mode

#### Notes on TRS Bit Setting in Slave Mode

From the detection of the rising edge of the 9th clock cycle or of a stop condition to when the rising edge of the next SCL pin signal is detected (the period indicated as (a) in figure 16.23) in the slave mode of the I<sup>2</sup>C bus interface, the value set in the TRS bit in the ICCR register is effective immediately.

However, at other times (indicated as (b) in figure 16.23) the value set in the TRS bit is put on hold until the next rising edge of the 9th clock cycle or stop condition is detected, rather than taking effect immediately.

This results in the actual internal value of the TRS bit remaining 1 (transmit mode) and no acknowledge bit being sent at the 9th clock cycle address receive completion in the case of an address receive operation following a restart condition input with no stop condition intervening.

When receiving an address in the slave mode, clear the TRS bit to 0 during the period indicated as (a) in figure 16.23.

To cancel the holding of the SCL bit low by the wait function in the slave mode, clear the TRS bit to 0 and then perform a dummy read of the ICDR register.




Figure 16.23 TRS Bit Setting Timing in Slave Mode

Notes on Arbitration Lost in Master Mode

The I<sup>2</sup>C bus interface recognizes the data in transmit/receive frame as an address when arbitration is lost in master mode and a transition to slave receive mode is automatically carried out.

When arbitration is lost not in the first frame but in the second frame or subsequent frame, transmit/receive data that is not an address is compared with the value set in the SAR or SARX register as an address. If the receive data matches with the address in the SAR or SARX register, the I<sup>2</sup>C bus interface erroneously recognizes that the address call has occurred. (See figure 16.24.)

In multi-master mode, a bus conflict could happen. When The I<sup>2</sup>C bus interface is operated in master mode, check the state of the AL bit in the ICSR register every time after one frame of data has been transmitted or received.

When arbitration is lost during transmitting the second frame or subsequent frame, take avoidance measures.




Figure 16.24 Diagram of Erroneous Operation when Arbitration is Lost

Though it is prohibited in the normal I<sup>2</sup>C protocol, the same problem may occur when the MST bit is erroneously set to 1 and a transition to master mode is occurred during data transmission or reception in slave mode. In multi-master mode, pay attention to the setting of the MST bit when a bus conflict may occur. In this case, the MST bit in the ICCR register should be set to 1 according to the order below.

- (a) Make sure that the BBSY flag in the ICCR register is 0 and the bus is free before setting the MST bit.
- (b) Set the MST bit to 1.



- (c) To confirm that the bus was not entered to the busy state while the MST bit is being set, check that the BBSY flag in the ICCR register is 0 immediately after the MST bit has been set.
- Notes on Interrupt Occurrence after ACKB Reception
  - Conditions to cause this failure

The IRIC flag is set to 1 when both of the following conditions are satisfied.

- 1 is received as the acknowledge bit for transmit data and the ACKB bit in ICSR is set to 1
- Rising edge of the 9th transmit/receive clock is input to the SCL pin

When the above two conditions are satisfied in slave receive mode, an unnecessary interrupt occurs.

Figure 16.25 shows the note on interrupt occurrence in slave mode after receiving 1 as the acknowledge bit (ACKB = 1).

(1) For the last transmit data in master transmit mode or slave transmit mode, 1 is received as the acknowledge bit.

If the ACKE bit in ICCR is set to 1 at this time, the ACKB bit in ICSR is set to 1.

- (2) After switching to slave receive mode, the start condition is input, and address reception is performed next.
- (3) Even if the received address does not match the address set in SAR or SARX, the IRIC flag is set to 1 at the rise of the 9th transmit/receive clock, thus causing an interrupt to occur.

Note that if the slave address matches, an interrupt is to be generated at the rise of the 9th transmit/receive clock as normal operation, so this is not erroneous operation.

#### — Restriction

In a transmit operation of the I<sup>2</sup>C bus interface module, carry out the following countermeasures.

- (1) After 1 is received as the acknowledge bit for transmit data, clear the ACKE bit in ICCR to 0 to clear the ACKB bit to 0.
- (2) To enable acknowledge bit reception afterwards, set the ACKE bit to 1 again.




Figure 16.25 Note on Interrupt Occurrence in Slave Mode after ACKB = 1 Reception

# • Notes on TRS Bit Setting and ICDR Register Access

Conditions to cause this failure

Low-fixation of the SCL pins is cancelled incorrectly when the following conditions are satisfied

#### - Master mode

Figure 16.26 shows the notes on ICDR reading (TRS = 1) in master mode.

- (1) When previously received 2-bytes data remains in ICDR unread (ICDRS are full).
- (2) Reads ICDR register after switching to transmit mode (TRS = 1). (RDRF = 0 state)
- (3) Sets to receive mode (TRS = 0), after transmitting Rev.1 frame of issued start condition by master mode.

#### - Slave mode

Figure 16.27 shows the notes on ICDR writing (TRS = 0) in slave mode.

(1) Writes ICDR register in receive mode (TRS = 0), after entering the start condition by slave mode (TDRE = 0 state).

Address match with Rev.1 frame, receive 1 by R/W bit, and switches to transmit mode (TRS = 1).

When these conditions are satisfied, the low fixation of the SCL pins is cancelled without ICDR register access after Rev.1 frame is transferred.

#### Restriction

Please carry out the following countermeasures when transmitting/receiving via the IIC bus interface module.

- (1) Please read the ICDR registers in receive mode, and write them in transmit mode.
- (2) In receiving operation with master mode, please issue the start condition after clearing the internal flag of the IIC bus interface module, using CLR3 to CLR0 bit of the DDCSWR register on bus-free state (BBSY = 0).




Figure 16.26 Notes on ICDR Reading with TRS = 1 Setting in Master Mode




Figure 16.27 Notes on ICDR Writing with TRS = 0 Setting in Slave Mode

# Section 17 Keyboard Buffer Controller

#### 17.1 Overview

The H8S/2169 or H8S/2149 has three on-chip keyboard buffer controller channels, designated 0 to 2. The keyboard buffer controller is provided with functions conforming to the PS/2 interface specifications.

Data transfer using the keyboard buffer controller employs a data line (KD) and a clock line, providing economical use of connectors, board surface area, etc. Figure 17.1 shows how the keyboard buffer controller is connected.

#### 17.1.1 Features

- Conforms to PS/2 interface specifications
- Direct bus drive (via the KCLK and KD pins)
- Interrupt sources: on completion of data reception and on detection of clock edge
- · Error detection: parity error and stop bit monitoring




Figure 17.1 Keyboard Buffer Controller Connection

#### 17.1.2 Block Diagram

Figure 17.2 shows a block diagram of the keyboard buffer controller.




Figure 17.2 Block Diagram of Keyboard Buffer Controller

# 17.1.3 Input/Output Pins

Table 17.1 lists the input/output pins used by the keyboard buffer controller.

Table 17.1 Keyboard Buffer Controller Input/Output Pins

Channel	Name	Abbreviation*	I/O	Function
0	KBC clock I/O pin (KCLK0)	PS2AC	I/O	KBC clock input/output
	KBC data I/O pin (KD0)	PS2AD	I/O	KBC data input/output
1	KBC clock I/O pin (KCLK1)	PS2BC	I/O	KBC clock input/output
	KBC data I/O pin (KD1)	PS2BD	I/O	KBC data input/output
2	KBC clock I/O pin (KCLK2)	PS2CC	I/O	KBC clock input/output
	KBC data I/O pin (KD2)	PS2CD	I/O	KBC data input/output

Note: \* These are the external I/O pin names. In the text, clock I/O pins are referred to as KCLK and data I/O pins as KD, omitting the channel designations.

# 17.1.4 Register Configuration

Table 17.2 lists the registers of the keyboard buffer controller.

**Table 17.2 Keyboard Buffer Controller Registers** 

Channel	Name	Abbreviation	R/W	Initial Value	Address*1
0	Keyboard control register H	KBCRH0	R/(W)*2	H'70	H'FED8
	Keyboard control register L	KBCRL0	R/W	H'70	H'FED9
	Keyboard data buffer register	KBBR0	R	H'00	H'FEDA
1	Keyboard control register H	KBCRH1	R/(W)*2	H'70	H'FEDC
	Keyboard control register L	KBCRL1	R/W	H'70	H'FEDD
	Keyboard data buffer register	KBBR1	R	H'00	H'FEDE
2	Keyboard control register H	KBCRH2	R/(W)*2	H'70	H'FEE0
	Keyboard control register L	KBCRL2	R/W	H'70	H'FEE1
	Keyboard data buffer register	KBBR2	R	H'00	H'FEE2
Common	Module stop control register	MSTPCRH	R/W	H'3F	H'FF86
		MSTPCRL	R/W	H'FF	H'FF87

Notes: 1. Lower 16 bits of the address.

2. Only 0 can be written in bits 2 and 1, to clear the flags.

# 17.2 Register Descriptions

#### 17.2.1 Keyboard Control Register H (KBCRH)

Bit	7	6	5	4	3	2	1	0
	KBIOE	KCLKI	KDI	KBFSEL	KBIE	KBF	PER	KBS
Initial value	0	1	1	1	0	0	0	0
Read/Write	R/W	R	R	R/W	R/W	R/(W)*	R/(W)*	R

Note: \* Only 0 can be written, to clear the flags.

KBCRH is an 8-bit readable/writable register that indicates the operating status of the keyboard buffer controller.

KBCRH is initialized to H'70 by a reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode. Bits 6, 5, and 2 to 0 are also initialized when KBIOE is cleared to 0.

**Bit 7—Keyboard In/Out Enable (KBIOE):** Selects whether or not the keyboard buffer controller is used. When KBIOE is set to 1, the keyboard buffer controller is enabled for transmission and reception and the port pins function as KCLK and KD I/O pins. When KBIOE is cleared to 0, the keyboard buffer controller stops functioning and the port pins go to the high-impedance state.

Bit 7

KBIOE	
0	The keyboard buffer controller is non-operational (KCLK and KD signal pins have port functions) (Initial value)
1	The keyboard buffer controller is enabled for transmission and reception (KCLK and KD signal pins are in the bus drive state)

Bit 6—Keyboard Clock In (KCLKI): Monitors the KCLK I/O pin. This bit cannot be modified.

#### Bit 6

KCLKI	Description	
0	KCLK I/O pin is low	
1	KCLK I/O pin is high	(Initial value)

Bit 5—Keyboard Data In (KDI): Monitors the KDI I/O pin. This bit cannot be modified.

#### Bit 5

KDI	Description	
0	KD I/O pin is low	
1	KD I/O pin is high	(Initial value)

**Bit 4—Keyboard Buffer Register Full Select (KBFSEL):** Selects whether the KBF bit is used as the keyboard buffer register full flag or as the KCLK fall interrupt flag, When KBFSEL is cleared to 0, the KBE bit in the KBCRL register should be cleared to 0 to disable reception.

Bit 4

KBFSEL	Description	
0	KBF bit is used as KCLK fall interrupt flag	
1	KBF bit is used as keyboard buffer register full flag	(Initial value)

**Bit 3—Keyboard Interrupt Enable (KBIE):** Enables or disables interrupts from the keyboard buffer controller to the CPU.

#### Bit 3

KBIE	Description	
0	Interrupt requests are disabled	(Initial value)
1	Interrupt requests are enabled	

Bit 2—Keyboard Buffer Register Full (KBF): Indicates that data reception has been completed and the received data is in the keyboard data buffer register (KBBR).

#### Bit 2

KBF	Description					
0	[Clearing condition] (Initial value					
	Read KBF when KBF =1, then write 0 in KBF					
1	[Setting condition]					
	<ul> <li>When data has been received normally and has been transferred to KBBR (keyboard buffer register full flag)</li> </ul>					
	<ul> <li>When a KCLK falling edge is detected (while KBFSEL = 0) (KCLK interrupt flag</li> </ul>					

Bit 1—Parity Error (PER): Indicates that an odd parity error has occurred.

#### Bit 1

PER	Description	
0	[Clearing condition]	(Initial value)
	Read PER when PER =1, then write 0 in PER	
1	[Setting condition]	
	When an odd parity error occurs	

Bit 0—Keyboard Stop (KBS): Indicates the receive data stop bit. Valid only when KBF = 1.

## Bit 0

KBS	Description	
0	0 stop bit received	(Initial value)
1	1 stop bit received	

# 17.2.2 Keyboard Control Register L (KBCRL)

Bit	7	6	5	4	3	2	1	0
	KBE	KCLKO	KDO	_	RXCR3	RXCR2	RXCR1	RXCR0
Initial value	0	1	1	1	0	0	0	0
Read/Write	R/W	R/W	R/W	_	R	R	R	R

KBCRL is an 8-bit readable/writable register that enables the receive counter count and controls the keyboard buffer controller pin output.

KBCRL is initialized to H'70 by a reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

**Bit 7—Keyboard Enable (KBE):** Enables or disables loading of receive data into the keyboard data buffer register (KBBR).

#### Bit 7

KBE	Description	
0	Loading of receive data into KBBR is disabled	(Initial value)
1	Loading of receive data into KBBR is enabled	

# Bit 6—Keyboard Clock Out (KCLKO): Controls KBC clock I/O pin output.

#### Bit 6

KCLKO	Description	
0	Keyboard buffer controller clock I/O pin is low	
1	Keyboard buffer controller clock I/O pin is high	(Initial value)

# Bit 5—Keyboard Data Out (KDO): Controls KBC data I/O pin output.

#### Bit 5

KDO	Description	
0	Keyboard buffer controller data I/O pin is low	
1	Keyboard buffer controller data I/O pin is high	(Initial value)

**Bit 4—Reserved:** This bit cannot be modified and is always read as 1.

**Bits 3 to 0—Receive Counter (RXCR3 to RXCR0):** These bits indicate the received data bit. Their value is incremented on the fall of KCLK. These bits cannot be modified.

The receive counter is initialized to 0000 by a reset and when 0 is written in KBE. Its value returns to 0000 after a stop bit is received.

# Section 17 Keyboard Buffer Controller

Bit 3	Bit 2	Bit 1	Bit 0		
RXCR3	RXCR2	RXCR1	RXCR0	Receive Data Contents	
0	0	0	0	<del>_</del>	(Initial value)
			1	Start bit	
		1	0	KB0	
			1	KB1	
	1	0	0	KB2	
			1	KB3	
		1	0	KB4	
			1	KB5	
1	0	0	0	KB6	
			1	KB7	
		1	0	Parity bit	
			1	_	
	1	_	_	_	

# 17.2.3 Keyboard Data Buffer Register (KBBR)


Bit	7	6	5	4	3	2	1	0
	KB7	KB6	KB5	KB4	KB3	KB2	KB1	KB0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

KBBR is a read-only register that stores receive data. Its value is valid only when KBF = 1.

KBBR is initialized to H'00 by a reset, in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode, and when KBIOE is cleared to 0.



#### 17.2.4 Module Stop Control Register (MSTPCR)



MSTPCR, comprising two 8-bit readable/writable register, performs module stop mode control. When the MSTP2 bit is set to 1, the keyboard buffer controller halts and enters module stop mode. See section 24.5, Module Stop Mode, for details.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not initialized in software standby mode.

**MSTPCRL Bit 2—Module Stop (MSTP2):** Specifies keyboard buffer controller module stop mode.

# MSTPCRL Bit 2

MSTP2	Description	
0	Keyboard buffer controller module stop mode is cleared	_
1	Keyboard buffer controller module stop mode is set	(Initial value)

# 17.3 Operation

# 17.3.1 Receive Operation

In a receive operation, both KCLK (clock) and KD (data) are outputs on the keyboard side and inputs on the H8S/2169 or H8S/2149 chip (system) side. KD receives a start bit, 8 data bits (LSB-first), an odd parity bit, and a stop bit, in that order. The KD value is valid when KCLK is low. A sample receive processing flowchart is shown in figure 17.3, and the receive timing in figure 17.4.




Figure 17.3 Sample Receive Processing Flowchart




Figure 17.4 Receive Timing

# 17.3.2 Transmit Operation

In a transmit operation, KCLK (clock) is an output on the keyboard side, and KD (data) is an output on the chip (system) side. KD outputs a start bit, 8 data bits (LSB-first), an odd parity bit, and a stop bit, in that order. The KD value is valid when KCLK is high. A sample transmit processing flowchart is shown in figure 17.5, and the transmit timing in figure 17.6.





Figure 17.5 Sample Transmit Processing Flowchart



**Figure 17.5** Sample Transmit Processing Flowchart (cont)




Figure 17.6 Transmit Timing

#### 17.3.3 Receive Abort

The H8S/2169 or H8S/2149 device (system side) can forcibly abort transmission from the device connected to it (keyboard side) in the event of a protocol error, etc. In this case, the system holds the clock low. During reception, the keyboard also outputs a clock for synchronization, and the clock is monitored when the keyboard output clock is high. If the clock is low at this time, the keyboard judges that there is an abort request from the system, and data transmission from the keyboard is aborted. Thus the system can abort reception by holding the clock low for a certain period. A sample receive abort processing flowchart is shown in figure 17.7, and the receive abort timing in figure 17.8.




Figure 17.7 Sample Receive Abort Processing Flowchart




Figure 17.7 Sample Receive Abort Processing Flowchart (cont)




Figure 17.8 Receive Abort and Transmit Start (Transmission/Reception Switchover)
Timing

# 17.3.4 KCLKI and KDI Read Timing

Figure 17.9 shows the KCLKI and KDI read timing.




Figure 17.9 KCLKI and KDI Read Timing

# 17.3.5 KCLKO and KDO Write Timing

Figure 17.10 shows the KLCKO and KDO write timing and the KCLK and KD pin states.




Figure 17.10 KCLKO and KDO Write Timing

# 17.3.6 KBF Setting Timing and KCLK Control

Figure 17.11 shows the KBF setting timing and the KCLK pin states.




Figure 17.11 KBF Setting and KCLK Automatic I/O Inhibit Generation Timing

# 17.3.7 Receive Timing

Figure 17.12 shows the receive timing.




Figure 17.12 Receive Counter and KBBR Data Load Timing

#### 17.3.8 KCLK Fall Interrupt Operation

In this device, clearing the KBFSEL bit to 0 in KBCRH enables the KBF bit in KBCRL to be used as a flag for the interrupt generated by the fall of KCLK input.

Figure 17.13 shows the setting method and an example of operation.




Figure 17.13 Example of KCLK Input Fall Interrupt Operation

#### 17.3.9 Usage Note

When KBIOE is 0, the internal KCLK and internal KD settings are fixed at 1.

Therefore, if the KCLK pin is low when the KBIOE bit is set to 1, the edge detection circuit operates and the KCLK falling edge is detected.

If the KBFSEL bit and KBE bit are both 0 at this time, the KBF bit is set. Figure 17.14 shows the timing of KBIOE setting and KCLK falling edge detection.




Figure 17.14 KBIOE Setting and KCLK Falling Edge Detection Timing



# Section 18A Host Interface X-Bus Interface (XBS)

#### 18A.1 Overview

The H8S/2169 or H8S/2149 has an on-chip host interface (HIF) that enables connection to the ISA bus (X-BUS) widely used as the internal bus in personal computers. In addition, the H8S/2169 or H8S/2149 has an on-chip LPC interface, a new host interface replacing the ISA bus. In the following text, these two host interfaces (HIFs) are referred to as XBS and LPC, respectively.

The HIF:XBS provides a four-channel parallel interface between the chip's internal CPU and a host processor.

The HIF:XBS is available only when bit HI12E is set to 1 in SYSCR2 in single-chip mode. Do not set bit HI12E to 1 when using the HIF:LPC function.

#### 18A.1.1 Features

The features of the HIF:XBS are summarized below.

The HIF:XBS consists of 8-byte data registers, 4-byte status registers, a 2-byte control register, fast A20 gate logic, and a host interrupt request circuit. Communication is carried out via seven control signals from the host processor ( $\overline{CS1}$ ,  $\overline{CS2}$  or  $\overline{ECS2}$ ,  $\overline{CS3}$ ,  $\overline{CS4}$ , HA0,  $\overline{IOR}$ , and  $\overline{IOW}$ ), six output signals to the host processor (GA20, HIRQ1, HIRQ11, HIRQ12, HIRQ3, and HIRQ4), and an 8-bit bidirectional command/data bus (HDB7 to HDB0). The  $\overline{CS1}$ ,  $\overline{CS2}$  (or  $\overline{ECS2}$ ),  $\overline{CS3}$  and  $\overline{CS4}$  signals select one of the four interface channels.

#### 18A.1.2 Block Diagram

Figure 18A.1 shows a block diagram of the HIF:XBS.




Figure 18A.1 Block Diagram of HIF:XBS

#### 18A.1.3 Input and Output Pins

Table 18A.1 lists the input and output pins of the HIF:XBS module.

**Table 18A.1 Host Interface Input/Output Pins** 

Name	Abbreviation	Port	I/O	Function
I/O read	ĪOR	P93	Input	Host interface read signal
I/O write	ĪŌW	P94	Input	Host interface write signal
Chip select 1	CS1	P95	Input	Host interface chip select signal for IDR1, ODR1, STR1
Chip select 2*	CS2	P81	Input	Host interface chip select signal for IDR2,
	ECS2	P90	_	ODR2, STR2
Chip select 3	CS3	PB2	Input	Host interface chip select signal for IDR3, ODR3, STR3
Chip select 4	CS4	PB3	Input	Host interface chip select signal for IDR4, ODR4, STR4
Command/data	HA0	P80	Input	Host interface address select signal.
				In host read access, this signal selects the status registers (STR1 to STR4) or data registers (ODR1 to ODR4). In host write access to the data registers (IDR1 to IDR3, and IDTR4), this signal indicates whether the host is writing a command or data.
Data bus	HDB7 to HDB0	P37 to P30	I/O	Host interface data bus
Host interrupt 1	HIRQ1	P44	Output	Interrupt output 1 to host
Host interrupt 11	HIRQ11	P43	Output	Interrupt output 11 to host
Host interrupt 12	HIRQ12	P45	Output	Interrupt output 12 to host
Host interrupt 3	HIRQ3	PB0	Output	Interrupt output 3 to host
Host interrupt 4	HIRQ4	PB1	Output	Interrupt output 4 to host
Gate A20	GA20	P81	Output	A20 gate control signal output
HIF shutdown	HIFSD	P82	Input	Host interface shutdown control signal

Note: \* Selection of CS2 or ECS2 is by means of the CS2E bit in STCR and the FGA20E bit in HICR. HIF:XBS channel 2 and the CS2 pin can be used when CS2E = 1. When CS2E = 1, CS2 is used when FGA20E =0, and ECS2 is used when FGA20E = 1. In this manual, both are referred to as CS2.

#### 18A.1.4 Register Configuration

Table 18A.2 lists the HIF:XBS registers. HIF:XBS registers HICR, IDR1, IDR2, ODR1, ODR2, STR1, and STR2 can only be accessed when the HIE bit is set to 1 in SYSCR.

**Table 18A.2 Register Configuration** 

	Abbrevia-		/W Initial		Slave	Host Address*4				
Name	tion	Slave	Host	Value	Address*3	CS1	CS2	CS3	CS4	HA0
System control register	SYSCR	R/W*1	_	H'09	H'FFC4	_	_	_	_	_
System control register 2	SYSCR2	R/W	_	H'00	H'FF83	_	_	_	_	_
Host interface control register 1	HICR	R/W	_	H'F8	H'FFF0	_	_	_	_	_
Host interface control register 2	HICR2	R/W	_	H'F8	H'FE80	_	_	_	_	_
Input data register 1	IDR1	R	W	_	H'FFF4	0	1	1	1	0/1*5
Output data register 1	ODR1	R/W	R	_	H'FFF5	0	1	1	1	0
Status register 1	STR1	R/(W)*2	R	H'00	H'FFF6	0	1	1	1	1
Input data register 2	IDR2	R	W	_	H'FFFC	1	0	1	1	0/1*5
Output data register 2	ODR2	R/W	R	_	H'FFFD	1	0	1	1	0
Status register 2	STR2	R/(W)*2	R	H'00	H'FFFE	1	0	1	1	1
Input data register 3	IDR3	R	W	_	H'FE84	1	1	0	1	0/1*5
Output data register 3	ODR3	R/W	R	_	H'FE85	1	1	0	1	0
Status register 3	STR3	R/(W)*2	R	H'00	H'FE86	1	1	0	1	1
Input data register 4	IDR4	R	W	_	H'FE8C	1	1	1	0	0/1*5
Output data register 4	ODR4	R/W	R	_	H'FE8D	1	1	1	0	0
Status register 4	STR4	R/(W)*2	R	H'00	H'FE8E	1	1	1	0	1
Module stop control	MSTPCRH	R/W	_	H'3F	H'FF86	_	_	_	_	_
register	MSTPCRL	R/W	_	H'FF	H'FF87	_	_	_	_	_

Notes: 1. Bits 5 and 3 are read-only bits.

- 2. The user-defined bits (bits 7 to 4 and 2) are read/write accessible from the slave processor.
- 3. Address when accessed from the slave processor. The lower 16 bits of the address are shown.
- 4. Pin inputs used in access from the host processor.
- 5. The HA0 input discriminates between writing of commands and data.



## **18A.2** Register Descriptions

#### 18A.2.1 System Control Register (SYSCR)

Bit	7	6	5	4	3	2	1	0
	CS2E	IOSE	INTM1	INTM0	XRST	NMIEG	HIE	RAME
Initial value	0	0	0	0	1	0	0	1
Read/Write	R/W	R/W	R	R/W	R	R/W	R/W	R/W

SYSCR is an 8-bit readable/writable register which controls the chip operations. Of the host interface registers, HICR, IDR1, ODR1, STR1, IDR2, ODR2, and STR2 can only be accessed when the HIE bit is set to 1. HICR2, IDR3, ODR3, STR3, IDR4, ODR4, and STR4 can be accessed regardless of the setting of the HIE bit. The host interface  $\overline{CS2}$  and  $\overline{ECS2}$  pins are controlled by the CS2E bit in SYSCR and the FGA20E bit in HICR. See section 3.2.2, System Control Register (SYSCR), and section 5.2.1, System Control Register (SYSCR), for information on other SYSCR bits. SYSCR is initialized to H'09 by a reset and in hardware standby mode.

**Bit 7—CS2 Enable Bit (CS2E):** Used together with the FGA20E bit in HICR to select the pin that performs the  $\overline{\text{CS2}}$  pin function when the HI12E bit is set to 1.

SYSCR Bit 7	HICR Bit 0		
CS2E	FGA20E	Description	
0	0	CS2 pin function halted (CS2 fixed high internally)	(Initial value)
	1		
1	0	CS2 pin function selected for P81/CS2 pin	
	1	CS2 pin function selected for P90/ECS2 pin	

**Bit 1—Host Interface Enable Bit (HIE):** Enables or disables CPU access to the host interface registers, keyboard matrix interrupt mask register (KMIMR), keyboard matrix interrupt mask register A (KMIMRA), and port 6 MOS pull-up control register (KMPCR). When enabled, the host interface registers (HICR, IDR1, ODR1, STR1, IDR2, ODR2, and STR2) can be accessed.

#### Bit 1

HIE	Description
0	HIF:XBS register (HICR, IDR1, ODR1, STR1, IDR2, ODR2, STR2), CPU access is disabled (Initial value)
1	HIF:XBS register (HICR, IDR1, ODR1, STR1, IDR2, ODR2, STR2), CPU access is enabled

18A.2.2 System Control Register 2 (SYSCR2)

Bit	7	6	5	4	3	2	1	0
	KWUL1	KWUL0	P6PUE	_	SDE	CS4E	CS3E	HI12E
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W

SYSCR2 is an 8-bit readable/writable register which controls the chip operations. Host interface functions are enabled or disabled by the HI12E bit in SYSCR2. The number of channels that can be used can be extended to a maximum of four by means of the CS3E bit and CS4E bit. SYSCR2 is initialized to H'00 by a reset and in hardware standby mode.

**Bits 7 and 6—Key Wakeup Level 1 and 0 (KWUL1, KWUL0):** The port 6 input level can be set and changed by software. For details see section 8, I/O Ports.

**Bit 5—Port 6 MOS Input Pull-Up Extra (P6PUE):** Controls and selects the current specification for the port 6 MOS input pull-up function connected by means of KMPCR settings. For details see section 8, I/O Ports.

**Bit 4—Reserved:** Do not write 1 to this bit.

**Bit 3—Shutdown Enable (SDE):** Enables or disables the host interface pin shutdown function. When this function is enabled, host interface pin functions can be halted, and the pins placed in the high-impedance state, according to the state of the HIFSD pin.

Bit 3

SDE	Description	
0	Host interface pin shutdown function disabled	(Initial value)
1	Host interface pin shutdown function enabled	

**Bit 2—CS4 Enable (CS4E):** Enables or disables host interface channel 4 functions in slave mode. When these functions are enabled, channel 4 pins are enabled and processing can be performed for data transfer between the slave and the host processors.

#### Bit 2

CS4E	Description	
0	Host interface pin channel 4 functions disabled	(Initial value)
1	Host interface pin channel 4 functions enabled	

**Bit 1—CS3 Enable (CS3E):** Enables or disables host interface channel 3 functions in slave mode. When these functions are enabled, channel 3 pins are enabled and processing can be performed for data transfer between the slave and the host processors.

#### Bit 1

CS3E	Description	
0	Host interface pin channel 3 functions disabled	(Initial value)
1	Host interface pin channel 3 functions enabled	

**Bit 0—Host Interface Enable Bit (HI12E):** Enables or disables host interface functions in single-chip mode. When the host interface functions are enabled, processing is performed for data transfer between the slave and the host processors using the pins determined by bits CS2E to CS4E, FGA20E, and SDE.

#### Bit 0

HI12E	Description	
0	Host interface functions are disabled	(Initial value)
1	Host interface functions are enabled	

#### 18A.2.3 Host Interface Control Register (HICR)

#### HICR

Bit	7	6	5	4	3	2	1	0
	_	_	_	_	_	IBFIE2	IBFIE1	FGA20E
Initial value	1	1	1	1	1	0	0	0
Slave Read/Write	_	_	_	_	_	R/W	R/W	R/W
Host Read/Write	_	_	_	_	_	_	_	_

#### HICR2

Bit	7	6	5	4	3	2	1	0
	_	_	_	_	_	IBFIE4	IBFIE3	_
Initial value	1	1	1	1	1	0	0	0
Slave Read/Write	_	_	_	_	_	R/W	R/W	_
Host Read/Write	_	_	_	_	_	_	_	_

HICR is an 8-bit readable/writable register which controls host interface channel 1 and 2 interrupts and the fast A20 gate function. HICR2 is an 8-bit readable/writable register which controls host interface channel 3 and 4 interrupts. HICR and HICR2 are initialized to H'F8 by a reset and in hardware standby mode.

Bits 7 to 3—Reserved: These bits cannot be modified and are always read as 1.

HICR Bits 2 and 1—Input Data Register Full Interrupt Enable 2 and 1 (IBFIE2, IBFIE1) HICR2 Bits 2 and 1—Input Data Register Full Interrupt Enable 4 and 3 (IBFIE4, IBFIE3) These bits enable or disable the IBF1 to IBF4 interrupts to the internal CPU.

HICR2 Bit 2	HICR2 Bit 1	HICR Bit 2	HICR Bit 1	
IBFIE4	IBFIE3	IBFIE2	IBFIE1	Description
_	_	_	0	Input data register (IDR1) reception completed interrupt request disabled (Initial value)
_	_		1	Input data register (IDR1) reception completed interrupt request enabled
_	_	0		Input data register (IDR2) reception completed interrupt request disabled (Initial value)
_	_	1	_	Input data register (IDR2) reception completed interrupt request enabled
_	0			Input data register (IDR3) reception completed interrupt request disabled (Initial value)
_	1	_	_	Input data register (IDR3) reception completed interrupt request enabled
0	_	_	_	Input data register (IDR4) reception completed interrupt request disabled (Initial value)
1	_	_	_	Input data register (IDR4) reception completed interrupt request enabled

**HICR Bit 0—Fast A20 Gate Function Enable (FGA20E):** Enables or disables the fast A20 gate function. When the fast A20 gate is disabled, the normal A20 gate can be implemented byte firmware operation of the P81 output.

When the host interface (HIF:XBS) fast A20 gate function is enabled, the DDR bit for P81 must be set to 1. Therefore, the state of the P81/GA20 pin cannot be monitored by reading the DR bit for P81.

A fast A20 gate function is also provided in the HIF:LPC. The state of the P81/GA20 pin can be monitored by reading the HIF:LPC's GA20 bit.

HICR Bit 0	P8DDR Bit 1		
FGA20E	P81DDR	Description	
0	0	HIF:XBS fast A20 gate function disabled	(Initial value)
	1	HIF:XBS fast A20 gate function disabled	
1	0	Setting prohibited	
	1	HIF:XBS fast A20 gate function enabled	

**HICR2 Bit 0—Reserved:** Do not set to 1.

18A.2.4 Input Data Register (IDR)

Bit	7	6	5	4	3	2	1	0	
	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0	
Initial value	_	_	_	_	_	_	_	_	
Slave Read/Write	R	R	R	R	R	R	R	R	
Host Read/Write	W	W	W	W	W	W	W	W	

IDRn (n = 1 to 4) is an 8-bit read-only register to the slave processor, and an 8-bit write-only register to the host processor. When  $\overline{CSn}$  (n = 1 to 4) is low, information on the host data bus is written into IDRn at the rising edge of  $\overline{IOW}$ . The HAO state is also latched into the  $C/\overline{D}$  bit in STRn to indicate whether the written information is a command or data.

The initial values of IDR after a reset and in standby mode are undetermined.

#### 18A.2.5 Output Data Register (ODR)

Bit	7	6	5	4	3	2	1	0
	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0
Initial value	_	_	_	_	_	_	_	_
Slave Read/Write	R/W							
Host Read/Write	R	R	R	R	R	R	R	R

ODRn (n = 1 to 4) is an 8-bit readable/writable register to the slave processor, and an 8-bit readonly register to the host processor. The ODRn contents are output on the host data bus when HA0 is low,  $\overline{CSn}$  (n = 1 to 4) is low, and  $\overline{IOR}$  is low.

The initial values of ODR after a reset and in standby mode are undetermined.

#### 18A.2.6 Status Register (STR)

Bit	7	6	5	4	3	2	1	0
	DBU	DBU	DBU	DBU	C/D	DBU	IBF	OBF
Initial value	0	0	0	0	0	0	0	0
Slave Read/Write	R/W	R/W	R/W	R/W	R	R/W	R	R/(W)*
Host Read/Write	R	R	R	R	R	R	R	R

Note: \* Only 0 can be written, to clear the flag.

STRn (n = 1 to 4) is an 8-bit register that indicates status information during host interface processing. Bits 3, 1, and 0 are read-only bits to both the host and the slave processors.

STR is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 to 4 and Bit 2—Defined by User (DBU): The user can use these bits as necessary.

Bit 3—Command/Data  $(C/\overline{D})$ : Receives the HA0 input when the host processor writes to IDR, and indicates whether IDR contains data or a command.

Bit 3

C/D	Description	
0	Contents of input data register (IDR) are data	(Initial value)
1	Contents of input data register (IDR) are a command	

**Bit 1—Input Buffer Full (IBF):** Set to 1 when the host processor writes to IDR. This bit is an internal interrupt source to the slave processor. IBF is cleared to 0 when the slave processor reads IDR.

The IBF flag setting and clearing conditions are different when the fast A20 gate is used. For details see table 18A.7.

Bit 1

IBF	Description	
0	[Clearing condition]	
	When the slave processor reads IDR	(Initial value)
1	[Setting condition]	
	When the host processor writes to IDR	

Bit 0—Output Buffer Full (OBF): Set to 1 when the slave processor writes to ODR1. Cleared to 0 when the host processor reads ODR.

Bit 0

OBF	Description
0	[Clearing condition]
	When the host processor reads ODR or the slave writes 0 in the OBF bit (Initial value)
1	[Setting condition]
	When the slave processor writes to ODR

Table 18A.3 shows the conditions for setting and clearing the STR flags.


Table 18A.3 Set/Clear Timing for STR Flags

Flag	Setting Condition	Clearing Condition
C/D	Rising edge of host's write signal (IOW) when HA0 is high	Rising edge of host's write signal (IOW) when HA0 is low
IBF*	Rising edge of host's write signal (IOW) when writing to IDR1	Falling edge of slave's internal read signal (RD) when reading IDR1
OBF	Falling edge of slave's internal write signal (WR) when writing to ODR1	Rising edge of host's read signal (IOR) when reading ODR1

The IBF flag setting and clearing conditions are different when the fast A20 gate is Note: used. For details see table 18A.7.



#### 18A.2.7 Module Stop Control Register (MSTPCR)



MSTPCR, comprising two 8-bit readable/writable registers, performs module stop mode control. When the MSTP2 bit is set to 1, the host interface (HIF:XBS) halts and enters module stop mode. See section 24.5, Module Stop Mode, for details.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not initialized in software standby mode.

MSTPCRL Bit 2—Module Stop (MSTP2): Specifies host interface (HIF:XBS) module stop mode.

#### MSTPCRL Bit 2

MSTP2	Description	
0	Host interface (HIF: XBS) module stop mode is cleared	_
1	Host interface (HIF: XBS) module stop mode is set	(Initial value)

## 18A.3 Operation

#### 18A.3.1 Host Interface Activation

The host interface is activated by setting the HI12E bit (bit 0) in SYSCR2 to 1 in single-chip mode. When the host interface is activated, all related I/O ports (data port 3, control ports 8 and 9, and host interrupt request port 4) become dedicated host interface ports. Setting the CS3E bit and CS4E bit to 1 enables the number of host interface channels to be extended to a four, and makes the channel 3 and 4 related I/O port (part of port B for control and host interrupt requests) a dedicated host interface port.

Table 18A.4 shows HIF host interface channel selection and pin operation.

**Table 18A.4** Host Interface Channel Selection and Pin Operation

HI12E	CS2E	CS3E	CS4E	E Operation			
0	_	_	_	Host interface functions halted			
1	0	0	0	Host interface channel 1 only operating			
				Operation of channels 2 to 4 halted			
				(No operation as $\overline{\text{CS2}}$ or $\overline{\text{ECS2}}$ , $\overline{\text{CS3}}$ , and $\overline{\text{CS4}}$ inputs. Pins P43, P81, P90, and PB0 to PB3 operate as I/O ports.)			
			1	Host interface channel 1 and 4 functions operating			
				Operation of channels 2 and 3 halted			
				(No operation as $\overline{\text{CS2}}$ or $\overline{\text{ECS2}}$ and $\overline{\text{CS3}}$ inputs. Pins P43, P81, P90, PB0, and PB2 operate as I/O ports.)			
		1	0	Host interface channel 1 and 3 functions operating			
				Operation of channels 2 and 4 halted			
				(No operation as $\overline{\text{CS2}}$ or $\overline{\text{ECS2}}$ and $\overline{\text{CS4}}$ inputs. Pins P43, P81, P90, PB1, and PB3 operate as I/O ports.)			
			1	Host interface channel 1, 3, and 4 functions operating			
				Operation of channel 2 halted			
				(No operation as $\overline{\text{CS2}}$ or $\overline{\text{ECS2}}$ input. Pins P43, P81, and P90 operate as I/O ports.)			
	1	0	0	Host interface channel 1 and 2 functions operating			
				Operation of channels 3 and 4 halted			
				(No operation as $\overline{\text{CS3}}$ and $\overline{\text{CS4}}$ inputs. Pins PB0 to PB3 operate as I/O ports.)			
			1	Host interface channel 1, 2, and 4 functions operating			
				Operation of channel 3 halted			
				(No operation as $\overline{\text{CS3}}$ input. Pins PB0 and PB2 operate as I/O ports.)			
		1	0	Host interface channel 1 to 3 functions operating			
				Operation of channel 4 halted			
				(No operation as $\overline{\text{CS4}}$ input. Pins PB1 and PB3 operate as I/O ports.)			
			1	Host interface channel 1 to 4 functions operating			

For host read/write timing, see section 25.3.4, Timing of On-Chip Supporting Modules.

#### 18A.3.2 Control States

Table 18A.5 shows host interface operations from the HIF host, and slave operation.

Table 18A.5 Host Interface Operations from HIF Host, and Slave Operation

Other than CSn	CSn	ĪŌR	ĪŌW	HA0	Operation
1	0	0	0	0	Setting prohibited
				1	Setting prohibited
			1	0	Data read from output data register n (ODRn)
				1	Status read from status register n (STRn)
		1	0	0	Data written to input data register n (IDRn)
				1	Command written to input data register n (IDRn)
			1	0	Idle state
				1	Idle state
-					,

(n = 1 to 4)

#### 18A.3.3 A20 Gate

The A20 gate signal can mask address A20 to emulate an addressing mode used by personal computers with an 8086\*-family CPU. A regular-speed A20 gate signal can be output under firmware control. Fast A20 gate output is enabled by setting the FGA20E bit (bit 0) to 1 in HICR (H'FFF0).

Note: \* Intel microprocessor.

**Regular A20 Gate Operation:** Output of the A20 gate signal can be controlled by an H'D1 command followed by data. When the slave processor receives data, it normally uses an interrupt routine activated by the IBF1 interrupt to read IDR1. If the data follows an H'D1 command, software copies bit 1 of the data and outputs it at the gate A20 pin.

Fast A20 Gate Operation: When the FGA20E bit is set to 1, P81/GA20 is used for output of a fast A20 gate signal. Bit P81DDR must be set to 1 to assign this pin for output. When the DDR bit for P81 is set to 1, the state of the P81/GA20 pin cannot be monitored by reading the DR bit for P81. The state of the P81/GA20 pin can be monitored by reading the GA20 bit in the HIF:LPC's HICR2 register. The initial output from this pin will be a logic 1, which is the initial value. Afterward, the host processor can manipulate the output from this pin by sending commands and data. This function is available only when register IDR1 is accessed using CS1. The slave processor decodes the commands input from the host processor. When an H'D1 host command is

detected, bit 1 of the data following the host command is output from the GA20 output pin. This operation does not depend on firmware or interrupts, and is faster than the regular processing using interrupts. Table 18A.6 lists the conditions that set and clear GA20 (P81). Figure 18A.2 shows the GA20 output in flowchart form. Table 18A.7 indicates the GA20 output signal values.

Table 18A.6 GA20 (P81) Set/Clear Timing

Pin Name	Setting Condition	Clearing Condition
GA20 (P81)	Rising edge of the host's write signal (IOW) when bit 1 of the written data is 1 and the data follows an H'D1 host command	Rising edge of the host's write signal (IOW) when bit 1 of the written data is 0 and the data follows an H'D1 host command
		Also, when bit FGA20E in HICR is cleared to 0




Figure 18A.2 GA20 Output Flowchart

Rev. 3.00 Jan 18, 2006 page 596 of 1044

Table 18A.7 Fast A20 Gate Output Signal

HA0	Data/Command	Internal CPU Interrupt Flag	GA20 (P81)	Remarks
1	H'D1 command	0	Q	Turn-on sequence
0	1 data*1	0	1	
1	H'FF command	0	Q (1)	
1	H'D1 command	0	Q	Turn-off sequence
0	0 data <sup>*2</sup>	0	0	
1	H'FF command	0	Q (0)	
1	H'D1 command	0	Q	Turn-on sequence
0	1 data*1	0	1	(abbreviated form)
1/0	Command other than H'FF	1	Q (1)	
	and H'D1			
1	H'D1 command	0	Q	Turn-off sequence
0	0 data <sup>*2</sup>	0	0	(abbreviated form)
1/0	Command other than H'FF	1	Q (0)	
	and H'D1			
1	H'D1 command	0	Q	Cancelled sequence
1	Command other than H'D1	1	Q	
1	H'D1 command	0	Q	Retriggered sequence
1	H'D1 command	0	Q	
1	H'D1 command	0	Q	Consecutively executed
0	Any data	0	1/0	sequences
1	H'D1 command	0	Q(1/0)	

Notes: 1. Arbitrary data with bit 1 set to 1.

2. Arbitrary data with bit 1 cleared to 0.

#### 18A.3.4 Host Interface Pin Shutdown Function

Host interface output can be placed in the high-impedance state according to the state of the HIFSD pin. Setting the SDE bit to 1 in the SYSCR2 register when the HI12E bit is set to 1 enables the HIFSD pin. The HIF constantly monitors the HIFSD pin, and when this pin goes low, places the host interface output pins (HIRQ1, HIRQ11, HIRQ12, HIRQ3, HIRQ4, and GA20) in the high-impedance state. At the same time, the host interface input pins ( $\overline{CS1}$ ,  $\overline{CS2}$  or  $\overline{ECS2}$ ,  $\overline{CS3}$ ,  $\overline{CS4}$ ,  $\overline{IOW}$ ,  $\overline{IOR}$ , and HA0) are disabled (fixed at the high input state internally) regardless of the pin states, and the signals of the multiplexed functions of these pins (input block) are similarly fixed internally. As a result, the host interface I/O pins (HDB7 to HDB0) also go to the high-impedance state.

This state is maintained while the HIFSD pin is low, and when the HIFSD pin returns to the high-level state, the pins are restored to their normal operation as host interface pins.

Table 18A.8 shows the scope of HIF pin shutdown.

**Table 18A.8** Scope of HIF Pin Shutdown

	_	Scope of Shutdown in		
Abbreviation	Port	Slave Mode	1/0	Selection Conditions
ĪŌR	P93	0	Input	HI12E = 1
ĪOW	P94	0	Input	HI12E = 1
CS1	P95	0	Input	HI12E = 1
CS2	P81	Δ	Input	HI12E = 1 and CS2E = 1 and FGA20E = 0
ECS2	P90	Δ	Input	HI12E = 1 and CS2E = 1 and FGA20E = 1
CS3	PB2	Δ	Input	HI12E = 1 and CS3E = 1
CS4	PB3	Δ	Input	HI12E = 1 and CS4E = 1
HA0	P80	0	Input	HI12E = 1
HDB7 to	P37 to	0	I/O	HI12E = 1
HDB0	P30			
HIRQ11	P43	Δ	Output	HI12E = 1 and CS2E = 1 and P43DDR = 1
HIRQ1	P44	Δ	Output	HI12E = 1 and P44DDR = 1
HIRQ12	P45	Δ	Output	HI12E = 1 and P45DDR = 1
HIRQ3	PB0	Δ	Output	HI12E = 1 and CS3E = 1 and PB0DDR = 1
HIRQ4	PB1	Δ	Output	HI12E = 1 and CS4E = 1 and PB1DDR = 1
GA20	P81	Δ	Output	HI12E = 1 and FGA20E = 1
HIFSD	P82	_	Input	HI12E = 1 and SDE = 1

Legend: O: Pins shut down by shutdown function

The IRQ2/ADTRG input signal is also fixed in the case of P90 shutdown, the TMCI1/HSYNCI signal in the case of P43 shutdown, and the TMRI/CSYNCI in the case of P45 shutdown.

- Δ: Pins shut down only when the HIF:XBS function is selected by means of a register setting
- -: Pin not shut down



## 18A.4 Interrupts

#### 18A.4.1 IBF1, IBF2, IBF3, IBF4

The host interface can issue four interrupt requests to the slave processor; IBF1, IBF2, IBF3 and IBF4. They are input buffer full interrupts for input data registers IDR1, IDR2, IDR3 and IDR4 respectively. Each interrupt is enabled when the corresponding enable bit is set.

**Table 18A.9 Input Buffer Full Interrupts** 

Interrupt	Description
IBF1	Requested when IBFIE1 is set to 1 and IDR1 is full
IBF2	Requested when IBFIE2 is set to 1 and IDR2 is full
IBF3	Requested when IBFIE3 is set to 1 and IDR3 is full
IBF4	Requested when IBFIE4 is set to 1 and IDR4 is full

#### 18A.4.2 HIRQ11, HIRQ1, HIRQ12, HIRQ3, and HIRQ4

Bits P45DR to P43DR in the port 4 data register (P4DR) and bits PB1ODR and PB0ODR in the port B data register (PBODR) can be used as host interrupt request latches

The corresponding bits in P4DR are cleared to 0 by the host processor's read signal (IOR). If CS1 and HA0 are low, when  $\overline{IOR}$  goes low and the host reads ODR1, HIRO1 and HIRO12 are cleared to 0. If  $\overline{CS2}$  and HA0 are low, when  $\overline{IOR}$  goes low and the host reads ODR2, HIRO11 is cleared to 0. The corresponding bit in PBODR is cleared to 0 by the host's read signal (IOR). If CS3 and HA0 are low, when  $\overline{IOR}$  goes low and the host reads ODR3, HIRO3 is cleared to 0. If  $\overline{CS4}$  and HA0 are low, when IOR goes low and the host reads ODR4, HIRO4 is cleared to 0. To generate a host interrupt request, normally on-chip firmware writes 1 in the corresponding bit. In processing the interrupt, the host's interrupt handling routine reads the output data register (ODR1, ODR2, ODR3, or ODR4) and this clears the host interrupt latch to 0.

Table 18A.10 indicates how these bits are set and cleared. Figure 18A.3 shows the processing in flowchart form.

Table 18A.10 HIRO Setting/Clearing Conditions

Host Interrupt Signal	Setting Condition	Clearing Condition
HIRQ11 (P43)	Internal CPU reads 0 from bit P43DR, ther writes 1	Internal CPU writes 0 in bit P43DR, or host reads output data register 2
HIRQ1 (P44)	Internal CPU reads 0 from bit P44DR, ther writes 1	Internal CPU writes 0 in bit P44DR, or host reads output data register 1
HIRQ12 (P45)	Internal CPU reads 0 from bit P45DR, ther writes 1	Internal CPU writes 0 in bit P45DR, or host reads output data register 1
HIRQ3 (PB0)	Internal CPU reads 0 from bit PB0ODR, then writes 1	Internal CPU writes 0 in bit PB0ODR, or host reads output data register 3
HIRQ4 (PB1)	Internal CPU reads 0 from bit PB1ODR, then writes 1	Internal CPU writes 0 in bit PB1ODR, or host reads output data register 4




Figure 18A.3 HIRQ Output Flowchart (Example of Channels 1 and 2)

**HIRQ Setting/Clearing Contention:** If there is contention between a P4DR or PBODR read/write by the CPU and P4DR (HIRQ11, HIRQ1, HIRQ12) or PBODR (HIRQ3, HIRQ4) clearing by the host, clearing by the host is held pending during the P4DR or PBODR read/write by the CPU. P4DR or PBODR clearing is executed after completion of the read/write.

## 18A.5 Usage Note

Note the following when using the XBS function.

- (1) Transmitting/receiving sequence of the transfer between the host and slave processors. The host interface provides buffering of asynchronous data from the host and slave processors, but an interface protocol must be followed to implement necessary functions and avoid data contention. For example, if the host and slave processors try to access the same input or output data register simultaneously, the data will be corrupted. Interrupts can be used to design a simple and effective protocol.
- (2) Data contention on the host interface data bus (HDB)

When the HIF function is used and channel 3 or channel 4 is not used, the following condition must be satisfied.

- (1) The unselected channel pins must be fixed at a high level.
- (2) Port B must not be read.
- (3) Through-current at the pins  $\overline{CS1}$  to  $\overline{CS4}$

Also, if two or more of pins  $\overline{CS1}$  to  $\overline{CS4}$  are driven low simultaneously in attempting IDR or ODR access, signal contention will occur within the chip, and a through-current may result. This usage must therefore be avoided.

# Section 18B Host Interface LPC Interface (LPC)

#### 18B.1 Overview

The H8S/2169 or H8S/2149 has an on-chip host interface (HIF) that can be connected to the ISA bus (X-BUS) widely used as the internal bus in personal computers. In addition, the H8S/2169 or H8S/2149 has an on-chip LPC interface, a new host interface replacing the ISA bus. In the following text, these two host interfaces (HIFs) are referred to as XBS and LPC, respectively.

The HIF:LPC performs serial transfer of cycle type, address, and data, synchronized with the 33 MHz PCI clock. It uses four signal lines for address/data, and one for host interrupt requests. Various kinds of cycle are available for the LPC interface, but the chip's HIF:LPC supports only I/O read cycle and I/O write cycle transfers.

The HIF:LPC consists of three register sets comprising data and status registers, plus a control register, fast A20 gate logic, and a host interrupt request circuit. It is also provided with power-down functions that can control the PCI clock and shut down the host interface.

The HIF:LPC ia available only in single-chip mode.

#### 18B.1.1 Features

The features of the HIF:LPC are summarized below.

- Supports LPC interface I/O read cycles and I/O write cycles
  - Uses four signal lines (LAD3 to LAD0) to transfer the cycle type, address, and data.
  - Uses three control signals: clock (LCLK), reset ( $\overline{LRESET}$ ), and frame ( $\overline{LFRAME}$ ).
- Has three register sets comprising data and status registers
  - The basic register set comprises three bytes: an input register (IDR), output register (ODR), and status register (STR).
  - Channels 1 and 2 have fixed I/O addresses of H'60/H'64 and H'62/H'66, respectively, enabling the same functions to be implemented as on HIF:XBS channels 1 and 2.
  - A fast A20 gate function is also provided.
  - The I/O address can be set for channel 3. Sixteen two-way register bytes can be manipulated in addition to the basic register set.

## Supports SERIRQ

- Host interrupt requests are transferred serially on a single signal line (SERIRQ).
- On channel 1, HIRQ1 and HIRQ12 can be generated.
- On channels 2 and 3, SMI, HIRQ6, and HIRQ9 to HIRQ11 can be generated.
- Operation can be switched between quiet mode and continuous mode.
- The CLKRUN signal can be manipulated to restart the PCI clock (LCLK).
- Power-down functions, interrupts, etc.
  - The LPC module can be shut down by inputting the LPCPD signal.
  - Three pins, PME, LSMI, and LSCI, are provided for general input/output.



#### 18B.1.2 Block Diagram

Figure 18B.1 shows a block diagram of the HIF:LPC.




Figure 18B.1 Block Diagram of HIF:LPC

## 18B.1.3 Pin Configuration

Table 18B.1 lists the input and output pins of the HIF:LPC module.

**Table 18B.1** Pin Configuration

Name	Abbreviation	Port	I/O	Function
LPC address/ data 3 to 0	LAD3 to LAD0	P33 to P30	Input/ output	Serial (4-signal-line) transfer cycle type/address/data signals, synchronized with LCLK
LPC frame	LFRAME	P34	Input*1	Transfer cycle start and forced termination signal
LPC reset	<b>LRESET</b>	P35	Input*1	LPC interface reset signal
LPC clock	LCLK	P36	Input	33 MHz PCI clock signal
Serialized interrupt request	SERIRQ	P37	Input/ output*1	Serialized host interrupt request signal, synchronized with LCLK
				(SMI, IRQ1, IRQ6, IRQ9 to IRQ12)
LSCI general output	LSCI	PB1	Output*1*2	General output
LSMI general output	LSMI	PB0	Output*1*2	General output
PME general output	PME	P80	Output*1*2	General output
GATE A20	GA20	P81	Output*1 *2	A20 gate control signal output
LPC clock run	CLKRUN	P82	Input/ output*1 *2	LCLK restart request signal in case of serial host interrupt request
LPC power-down	LPCPD	P83	Input*1	LPC module shutdown signal

Notes: 1. Pin state monitoring input is possible in addition to the LPC interface control input/output function.

2. Only 0 can be output. If 1 is output, the pin goes to the high-impedance state, so an external resistor is necessary to pull the signal up to  $V_{cc}$ .



## 18B.1.4 Register Configuration

Table 18B.2 lists the HIF:LPC registers.

**Table 18B.2** Register Configuration

	Abbrevia-	R	/W	Initial	Slave	Host
Name	tion	Slave	Host	Value	Address*3	Address*4
System control register	SYSCR	R/W*1	_	H'09	H'FFC4	_
System control register 2	SYSCR2	R/W		H'00	H'FF83	_
Host interface control register 0	HICR0	R/W	_	H'00	H'FE40	_
Host interface control register 1	HICR1	R/W	_	H'00	H'FE41	_
Host interface control register 2	HICR2	R/W	_	H'00	H'FE42	_
Host interface control register 3	HICR3	R	_		H'FE43	_
LPC channel 3 address	LADR3H	R/W		H'00	H'FE34	_
register	LADR3L	R/W	_	H'00	H'FE35	_
Input data register 1	IDR1	R	W	_	H'FE38	H'0060 and H'0064
Output data register 1	ODR1	R/W	R	_	H'FE39	H'0060
Status register 1	STR1	R/(W)*2	R	H'00	H'FE3A	H'0064
Input data register 2	IDR2	R	W	_	H'FE3C	H'0062 and H'0066
Output data register 2	ODR2	R/W	R	_	H'FE3D	H'0062
Status register 2	STR2	R/(W)*2	R	H'00	H'FE3E	H'0066
Input data register 3	IDR3	R	W	_	H'FE30	LADR3*5 +0 and +4
Output data register 3	ODR3	R/W	R	_	H'FE31	LADR3*5 +0
Status register 3	STR3	R/(W)*2	R	H'00	H'FE32	LADR3*5 +4
Two-way register 0MW	TWR0MW	R	W	_	H'FE20	LADR3*6 +16 /–16
Two-way register 0SW	TWR0SW	W	R	_	H'FE20	LADR3*6 +16 /–16

	Abbrevia-	ı	R/W		Slave	Host
Name			Value	Address*3	Address*4	
Two-way registers 1 to 15	TWR1 to TWR15	R/W	R/W	_	H'FE21 to H'FE2F	LADR3*6 +17/-15 to LADR3*6 +31/-1
SERIRQ control register 0	SIRQCR0	R/W		H'00	H'FE36	_
SERIRQ control register 1	SIRQCR1	R/W		H'00	H'FE37	_
Module stop control register	MSTPCRH	R/W	_	H'3F	H'FF86	_
	MSTPCRL	R/W	_	H'FF	H'FF87	_

Notes: 1. Bits 5 and 3 are read-only bits.

- 2. The user-defined bits (channels 1 and 2: bits 7 to 4 and 2; channel 3: bit 2) are read/write accessible from the slave processor.
- Address when accessed from the slave processor. The lower 16 bits of the address are shown.
- 4. Address when accessed from the host processor.
- 5. +0 and +4 address calculation is performed, with bit 0 of LADR3 regarded as B'0.
- 6. +31 to -16 address calculation is performed, with bits 3 to 0 of LADR3 regarded as B'0000.



## 18B.2 Register Descriptions

#### 18B.2.1 System Control Registers (SYSCR, SYSCR2)

#### SYSCR

Bit	7	6	5	4	3	2	1	0
	CS2E	IOSE	INTM1	INTM0	XRST	NMIEG	HIE	RAME
Initial value	0	0	0	0	1	0	0	1
Read/Write	R/W	R/W	R	R/W	R	R/W	R/W	R/W

#### • SYSCR2

Bit	7	6	5	4	3	2	1	0
	KWUL1	KWUL0	P6PUE	_	SDE	CS4E	CS3E	HI12E
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W

SYSCR and SYSCR2 are 8-bit readable/writable registers that control the chip operations. The settings of HIF:XBS related bits do not affect the operation of the chip's HIF:LPC. However, for reasons relating to the configuration of the program development tool (emulator), when the HIF:LPC is used, bit HI12E in SYSCR2 should not be set to 1.

For details of the individual bits, see section 18A.2.1, System Control Register (SYSCR), section 18A.2.2, System Control Register 2 (SYSCR2), section 3.2.2, System Control Register (SYSCR), section 5.2.1, System Control Register (SYSCR), and section 8, I/O Ports.

SYSCR and SYSCR2 are initialized to H'09 and H'00, respectively, by a reset and in hardware standby mode.

#### 18B.2.2 Host Interface Control Registers 0 and 1 (HICR0, HICR1)

#### HICR0

Bit	7	6	5	4	3	2	1	0
	LPC3E	LPC2E	LPC1E	FGA20E	SDWNE	PMEE	LSMIE	LSCIE
Initial value	0	0	0	0	0	0	0	0
Slave Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Host Read/Write	_	_	_	_	_	_		_

#### HICR1

Bit	7	6	5	4	3	2	1	0
	LPCBSY	CLKREQ	IRQBSY	LRSTB	SDWNB	PMEB	LSMIB	LSCIB
Initial value	0	0	0	0	0	0	0	0
Slave Read/Write	R	R	R	R/W	R/W	R/W	R/W	R/W
Host Read/Write	_	_	_	_	_	_	_	_

HICR0 and HICR1 contain control bits that enable or disable host interface functions, control bits that determine pin output and the internal state of the host interface, and status flags that monitor the internal state of the host interface.

HICR0 and HICR1 are initialized to H'00 by a reset and in hardware standby mode.

HICR0 Bits 7 to 5—LPC Enable 3 to 1 (LPC3E, LPC2E, LPC1E): These bits enable or disable the host interface function in single-chip mode. When the host interface is enabled (at least one of the three bits is set to 1), processing for data transfer between the slave processor and the host processor is performed using pins LAD3 to LAD0, LFRAME, LRESET, LCLK, SERIRQ, CLKRUN, and LPCPD.

## HICR0 Bit 7

LPC3E	Description	
0	LPC channel 3 operation is disabled	(Initial value)
	No address (LADR3) matches for IDR3, ODR3, STR3	, or TWR0 to TWR15
1	LPC channel 3 operation is enabled	

#### HICR0 Bit 6

LPC2E	Description	
0	LPC channel 2 operation is disabled	(Initial value)
	No address (H'0062, 66) matches for IDR2, ODR2, or STR2	
1	LPC channel 2 operation is enabled	

#### HICR0 Bit 5

LPC1E	Description	
0	LPC channel 1 operation is disabled	(Initial value)
	No address (H'0060, 64) matches for IDR1, ODR1, or STR1	
1	LPC channel 1 operation is enabled	

**HICRO Bit 4—Fast A20 Gate Function Enable (FGA20E):** Enables or disables the fast A20 gate function. When the fast A20 gate is disabled, the normal A20 gate can be implemented by firmware operation of the P81 output.

When the fast A20 gate function is enabled, the DDR bit for P81 must not be set to 1.

#### HICR0 Bit 4

FGA20E	Description					
0	Fast A20 gate function disabled (Initial value)					
	Other function of pin P81 is enabled					
	<ul> <li>GA20 output internal state is initialized to 1</li> </ul>					
1	Fast A20 gate function enabled					
	<ul> <li>GA20 pin output is open-drain (external V<sub>cc</sub> pull-up resistor required)</li> </ul>					

## HICR0 Bit 2—PME Output Enable (PMEE) HICR1 Bit 2—PME Output Bit (PMEB)

These bits control PME output.  $\overline{PME}$  pin output is open-drain, and an external pull-up resistor is needed to pull the output up to  $V_{\rm CC}$ .

When the PME output function is used, the DDR bit for P80 must not be set to 1.

HICR0 Bit 2	HICR1 Bit 2		
PMEE	PMEB	Description	
0	0	PME output disabled, other function of pin P80 is enabled	(Initial value)
	1	PME output disabled, other function of pin P80 is enabled	
1	0	PME output enabled, PME pin output goes to 0 level	
	1	PME output enabled, PME pin output is high-impedance	

## HICRO Bit 1—LSMI Output Enable (LSMIE) HICRO Bit 1—LSMI Output Bit (LSMIB)

These bits control LSMI output.  $\overline{LSMI}$  pin output is open-drain, and an external pull-up resistor is needed to pull the output up to  $V_{cc}$ .

When the LSMI output function is used, the DDR bit for PB0 must not be set to 1.

HICR0 Bit 1	HICR1 Bit 1		
LSMIE	LSMIB	Description	
0	0	LSMI output disabled, other function of pin PB0 is enabled	(Initial value)
	1	LSMI output disabled, other function of pin PB0 is enabled	
1	0	LSMI output enabled, LSMI pin output goes to 0 level	
	1	LSMI output enabled, LSMI pin output is high-impedance	

## HICR0 Bit 0—LSCI Output Enable (LSCIE)

## HICR1 Bit 0—LSCI Output Bit (LSCIB)

These bits control LSCI output. LSCI pin output is open-drain, and an external pull-up resistor is needed to pull the output up to  $V_{\text{CC}}$ .

When the LSCI output function is used, the DDR bit for PB1 must not be set to 1.

HICR0 Bit 0	HICR1 Bit 0		
LSCIE	LSCIB	Description	
0	0	LSCI output disabled, other function of pin PB1 is enabled	(Initial value)
	1	LSCI output disabled, other function of pin PB1 is enabled	
1	0	LSCI output enabled, LSCI pin output goes to 0 level	
	1	LSCI output enabled, LSCI pin output is high-impedance	

**HICR1 Bit 7—LPC Busy (LPCBSY):** Indicates that the host interface is processing a transfer cycle.

#### HICR1 Bit 7

LPCBSY	Description				
0	Host interface is in transfer cycle wait state (Initial value				
	<ul> <li>Bus idle, or transfer cycle not subject to processing is in progress</li> </ul>				
	<ul> <li>Cycle type or address indeterminate during transfer cycle</li> </ul>				
	[Clearing conditions]				
	<ul> <li>LPC hardware reset or LPC software reset</li> </ul>				
	<ul> <li>LPC hardware shutdown or LPC software shutdown</li> </ul>				
	<ul> <li>Forced termination (abort) of transfer cycle subject to processing</li> </ul>				
	<ul> <li>Normal termination of transfer cycle subject to processing</li> </ul>				
1	Host interface is performing transfer cycle processing				
	[Setting condition]				
	Match of cycle type and address				

**HICR1 Bit 6—LCLK Request (CLKREQ):** Indicates that the host interface's SERIRQ output is requesting a restart of LCLK.

#### HICR1 Bit 6

Dit 0						
CLKREQ	Description					
0	No LCLK restart request (Initi					
	[Clearing conditions]					
	<ul> <li>LPC hardware reset or LPC software reset</li> </ul>					
	<ul> <li>LPC hardware shutdown or LPC software shutdown</li> </ul>					
	SERIRQ is set to continuous mode					
	There are no further interrupts for transfer to the host in contact in the second c	quiet mode				
1	LCLK restart request issued					
	[Setting condition]					
	<ul> <li>In quiet mode, SERIRQ interrupt output becomes necess stopped</li> </ul>	sary while LCLK is				

HICR1 Bit 5—SERIRQ Busy (IRQBSY): Indicates that the host interface's SERIRQ signal is engaged in transfer processing.

#### HICR1 Bit 5

IRQBSY	Description				
0	SERIRQ transfer frame wait state	(Initial value)			
	[Clearing conditions]				
	<ul> <li>LPC hardware reset or LPC software reset</li> </ul>				
	<ul> <li>LPC hardware shutdown or LPC software shutdown</li> </ul>				
	<ul> <li>End of SERIRQ transfer frame</li> </ul>				
1	SERIRQ transfer processing in progress				
	[Setting condition]				
	<ul> <li>Start of SERIRQ transfer frame</li> </ul>				

HICR1 Bit 4—LPC Software Reset Bit (LRSTB): Resets the host interface. For the scope of initialization by an LPC reset, see section 18B.3.4, Host Interface Shutdown Function (LPCPD).

#### HICR1 Bit 4

LRSTB	Description				
0	Normal state	(Initial value)			
	[Clearing conditions]				
	Writing 0				
	<ul> <li>LPC hardware reset</li> </ul>				
1	LPC software reset state				
	[Setting condition]				
	<ul> <li>Writing 1 after reading LRSTB = 0</li> </ul>				



# HICRO Bit 3—LPC Software Shutdown Enable (SDWNE) HICRO Bit 3—LPC Software Shutdown Bit (SDWNB)

These bits control host interface shutdown. For details of the LPC shutdown function, and the scope of initialization by an LPC reset and an LPC shutdown, see section 18B.3.4, Host Interface Shutdown Function (LPCPD).

#### HICR0 Bit 3

SDWNE	 Description					
0	Normal state, LPC software shutdown setting enabled (Initial val					
	[Clearing conditions]					
	Writing 0					
	<ul> <li>LPC hardware reset or LPC software reset</li> </ul>					
	<ul> <li>LPC hardware shutdown release (rising edge of LPCPD signal)</li> </ul>					
1	LPC hardware shutdown state setting enabled					
	<ul> <li>Hardware shutdown state when LPCPD signal is low</li> </ul>					
	[Setting condition]					
	<ul> <li>Writing 1 after reading SDWNE = 0</li> </ul>					

#### HICR1 Bit 3

SDWNB	Description			
0	Normal state	(Initial value)		
	[Clearing conditions]			
	Writing 0			
	<ul> <li>LPC hardware reset or LPC software reset</li> </ul>			
	LPC hardware shutdown			
	(falling edge of $\overline{LPCPD}$ signal when SDWNE = 1)			
	<ul> <li>LPC hardware shutdown release</li> </ul>			
	(rising edge of $\overline{LPCPD}$ signal when SDWNE = 0)			
1	LPC software shutdown state			
	[Setting condition]			
	<ul> <li>Writing 1 after reading SDWNB = 0</li> </ul>			

#### 18B.2.3 Host Interface Control Registers 2 and 3 (HICR2, HICR3)

#### HICR2

Bit	7	6	5	4	3	2	1	0	
	GA20	LRST	SDWN	ABRT	IBFIE3	IBFIE2	IBFIE1	ERRIE	
Initial value	0	0	0	0	0	0	0	0	•
Slave Read/Write	R	R/(W)*	R/(W)*	R/(W)*	R/W	R/W	R/W	R/W	
Host Read/Write	_	_			_	_		_	

Note: Only 0 can be written to bits 6 to 4, to clear the flags.

#### HICR3

Bit	7	6	5	4	3	2	1	0	
	LFRAME	CLKRUN	SERIRQ	LRESET	LPCPD	PME	LSMI	LSCI	
Initial value	0	0	0	0	0	0	0	0	
Slave Read/Write	R	R	R	R	R	R	R	R	
Host Read/Write	_	_	_	_	_	_	_	_	

HICR2 and HICR3 contain flags and bits that control interrupts from the host interface (LPC) module to the slave processor, and bits that monitor host interface pin states.

Bits 6 to 0 of HICR2 are initialized to H'00 by a reset and in hardware standby mode. The states of the other bits are determined by the pin states.

HICR2 Bit 7—GA20 Pin Monitor (GA20)

HICR3 Bit 7—LFRAME Pin Monitor (LFRAME)

HICR3 Bit 6—CLKRUN Pin Monitor (CLKRUN)

HICR3 Bit 5—SERIRQ Pin Monitor (SERIRQ)

HICR3 Bit 4—LRESET Pin Monitor (LRESET)

HICR3 Bit 3—<u>LPCPD</u> Pin Monitor (LPCPD)

HICR3 Bit 2—PME Pin Monitor (PME)

HICR3 Bit 1—LSMI Pin Monitor (LSMI)

HICR3 Bit 0—LSCI Pin Monitor (LSCI)

These are pin state monitoring bits. The pin states can be monitored regardless of the host interface operating state or the operating state of the functions that use pin multiplexing.



**HICR2 Bit 6—LPC Reset Interrupt Flag (LRST):** Interrupt flag that generates an ERRI interrupt when an LPC hardware reset occurs.

#### HICR2 Bit 6

LRST	Description	
0	[Clearing condition]	(Initial value)
	<ul> <li>Writing 0 after reading LRST = 1</li> </ul>	
1	[Setting condition]	
	TRESET pin falling edge detection	

**HICR2 Bit 5—LPC Shutdown Interrupt Flag (SDWN):** Interrupt flag that generates an ERRI interrupt when an LPC hardware shutdown request is generated.

#### HICR2 Bit 5

SDWN	Description	
0	[Clearing conditions]	(Initial value)
	<ul> <li>Writing 0 after reading SDWN = 1</li> </ul>	
	<ul> <li>LPC hardware reset (<u>IRESET</u> pin falling edge detection)</li> </ul>	
	<ul> <li>LPC software reset (LRSTB = 1)</li> </ul>	
1	[Setting condition]	
	<ul> <li>LPCPD pin falling edge detection</li> </ul>	

**HICR2 Bit 4—LPC Abort Interrupt Flag (ABRT):** Interrupt flag that generates an ERRI interrupt when a forced termination (abort) of an LPC transfer cycle occurs.

#### HICR2 Bit 4

ABRT	Description						
0	[Clearing conditions]	Initial value)					
	<ul> <li>Writing 0 after reading ABRT = 1</li> </ul>						
	<ul> <li>LPC hardware reset (<u>LRESET</u> pin falling edge detection)</li> </ul>						
	<ul> <li>LPC software reset (LRSTB = 1)</li> </ul>						
	LPC hardware shutdown						
	(SDWNE = 1 and $\overline{LPCPD}$ falling edge detection)						
	<ul> <li>LPC software shutdown (SDWNB = 1)</li> </ul>						
1	[Setting condition]						
	TFRAME pin falling edge detection during LPC transfer cycle						

HICR2 Bit 3—IDR3 and TWR receive complete Interrupt Enable (IBFIE3)

HICR2 Bit 2—IDR2 receive complete Interrupt Enable (IBFIE2)

HICR2 Bit 1—IDR1 receive complete Interrupt Enable (IBFIE1)

HICR2 Bit 0—Error Interrupt Enable (ERRIE)

These bits enable or disable IBFI1, IBFI2, IBFI3, and ERRI interrupts to the slave processor.

HICR2 Bit 3	HICR2 Bit 2	HICR2 Bit 1	HICR2 Bit 0	
IBFIE3	IBFIE2	IBFIE1	ERRIE	 Description
_	_	_	0	Error interrupt requests disabled (Initial value)
_	_	_	1	Error interrupt requests enabled
_	_	0	_	Input data register IDR1 receive completed interrupt request disabled (Initial value)
_	_	1	_	Input data register IDR1 receive completed interrupt request enabled
_	0	_	_	Input data register IDR2 receive completed interrupt request disabled (Initial value)
_	1	_	_	Input data register IDR2 receive completed interrupt request enabled
0	_	_	_	Input data register IDR3 and TWR receive completed interrupt requests disabled (Initial value)
1	_	_	_	Input data register IDR3 and TWR receive completed interrupt requests enabled



#### 18B.2.4 LPC Channel 3 Address Register (LADR3)

	LADR3H							LADR3L								
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	_	Bit 1	TWRE
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W												
	$\downarrow$		$\downarrow$													
IDR3, ODR3, STR3 address	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	1/0	Bit 1	0
	$\downarrow$															
TWR0-TWR15 address	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	1/0	1/0	1/0	1/0

LADR3 comprises two 8-bit readable/writable registers that perform LPC channel 3 host address setting and control the operation of the two-way registers. The contents of the address field in LADR3 must not be changed while channel 3 is operating (while LPC3E is set to 1).

LADR3 is initialized to H'0000 by a reset and in hardware standby mode. It is not initialized in software standby mode.

# LADR3H Bits 7 to 0: Channel 3 Address Bits 15 to 8 LADR3L Bits 7 to 3 and 1: Channel 3 Address Bits 7 to 3 and 1

When LPC3E = 1, an I/O address received in an LPC I/O cycle is compared with the contents of LADR3. When determining an IDR3, ODR3, or STR3 address match, bit 0 of LADR3 is regarded as 0, and the value of bit 2 is ignored. When determining a TWR0 to TWR15 address match, bit 4 of LADR3 is inverted, and the values of bits 3 to 0 are ignored. Register selection according to the bits ignored in address match determination is as shown in the following table.

		I/O Addr	ess		Transfer			
Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Cycle	Host Register Selection		
Bit 4	Bit 3	0	Bit 1	0	I/O write	IDR3 write, $C/\overline{D}3 \leftarrow 0$		
Bit 4	Bit 3	1	Bit 1	0	I/O write	IDR3 write, C/ <del>D</del> 3 ← 1		
Bit 4	Bit 3	0	Bit 1	0	I/O read	ODR3 read		
Bit 4	Bit 3	1	Bit 1	0	I/O read	STR3 read		
Bit 4	0	0	0	0	I/O write	TWR0MW write		
Bit 4	0	0	0	1	I/O write	TWR1 to TWR15 write		
			•					
	1	1	1	1				
Bit 4	0	0	0	0	I/O read	TWR0SW read		
Bit 4	0	0	0	1	I/O read	TWR1 to TWR15 read		
			•					
	1	1	1	1				

**LADR3L Bit 2—Reserved:** This is a readable/writable reserved bit.

**LADR3L Bit 0—Two-Way Register Enable (TWRE):** Enables or disables two-way register operation.

#### LADR3L Bit 0

TWRE	Description	
0	TWR operation is disabled	(Initial value)
	TWR-related I/O address match determination is halted	
1	TWR operation is enabled	

## 18B.2.5 Input Data Registers (IDR1 to IDR3)

7	6	5	4	3	2	1	0	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
_	_	_	_	_	_	_	_	_
R	R	R	R	R	R	R	R	
W	W	W	W	W	W	W	W	
	R	Bit 7 Bit 6 — — R R	Bit 7 Bit 6 Bit 5   R R R R	Bit 7 Bit 6 Bit 5 Bit 4   R R R R R	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3           —         —         —         —         —           R         R         R         R         R	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2           —         —         —         —         —         —           R         R         R         R         R         R	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1           —         —         —         —         —         —         —           R         R         R         R         R         R         R	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           —         —         —         —         —         —         —         —           R         R         R         R         R         R         R         R

Rev. 3.00 Jan 18, 2006 page 620 of 1044

REJ09B0280-0300



The IDR registers are 8-bit read-only registers to the slave processor, and 8-bit write-only registers to the host processor. The registers selected from the host according to the I/O address are shown in the following table. For information on IDR3 selection, see section 18B.2.4, LPC Channel 3 Address Register (LADR3). Data transferred in an LPC I/O write cycle is written to the selected register. The state of bit 2 of the I/O address is latched into the  $C/\overline{D}$  bit in STR, to indicate whether the written information is a command or data.

The initial values of the IDR registers after a reset and in standby mode are undetermined.

	I/O Ad	dress			Transfer	
Bits 15 to 4	Bit 3	Bit 2	Bit 1	Bit 0	Cycle	<b>Host Register Selection</b>
0000 0000 0110	0	0	0	0	I/O write	IDR1 write, $C/\overline{D}1 \leftarrow 0$
0000 0000 0110	0	1	0	0	I/O write	IDR1 write, $C/\overline{D}1 \leftarrow 1$
0000 0000 0110	0	0	1	0	I/O write	IDR2 write, $C/\overline{D}2 \leftarrow 0$
0000 0000 0110	0	1	1	0	I/O write	IDR2 write, C/ <del>D</del> 2 ← 1

## 18B.2.6 Output Data Registers (ODR1 to ODR3)

Bit	7	6	5	4	3	2	1	0
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Initial value	_	_	_	_	_	_	_	_
Slave Read/Write	R/W							
Host Read/Write	R	R	R	R	R	R	R	R

The ODR registers are 8-bit readable/writable registers to the slave processor, and 8-bit read-only registers to the host processor. The registers selected from the host according to the I/O address are shown in the following table. For information on ODR3 selection, see section 18B.2.4, LPC Channel 3 Address Register (LADR3). In an LPC I/O read cycle, the data in the selected register is transferred to the host.

The initial values of the ODR registers after a reset and in standby mode are undetermined.

	I/O Ad	dress			Transfer	
Bits 15 to 4	Bit 3	Bit 2	Bit 1	Bit 0	Cycle	<b>Host Register Selection</b>
0000 0000 0110	0	0	0	0	I/O read	ODR1 read
0000 0000 0110	0	0	1	0	I/O read	ODR2 read

#### 18B.2.7 Two-Way Data Registers (TWR0 to TWR15)

#### TWR0MW

Bit	7	6	5	4	3	2	1	0
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Initial value	_	_	_	_	_	_	_	_
Slave Read/Write	R	R	R	R	R	R	R	R
Host Read/Write	W	W	W	W	W	W	W	W

#### TWR0SW

Bit	7	6	5	4	3	2	1	0
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Initial value	_	_	_	_	_	_	_	_
Slave Read/Write	W	W	W	W	W	W	W	W
Host Read/Write	R	R	R	R	R	R	R	R

#### • TWR1 to TWR15

Bit	7	6	5	4	3	2	1	0
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Initial value	_			_	_	_	_	_
Slave Read/Write	R/W							
Host Read/Write	R/W							

TWR0 to TWR15 are sixteen 8-bit readable/writable registers to both the slave processor and the host processor. In TWR0, however, two registers (TWR0MW and TWR0SW) are allocated to the same address for both the host address and the slave address. TWR0MW is a write-only register to the host processor, and a read-only register to the slave processor, while TWR0SW is a write-only register to the slave processor and a read-only register to the host processor. When the host and slave processors begin a write, after the respective TWR0 registers have been written to, access right arbitration for simultaneous access is performed by checking the status flags to see if those writes were valid. For the registers selected from the host according to the I/O address, see section 18B.2.4, LPC Channel 3 Address Register (LADR3).

Data transferred in an LPC I/O write cycle is written to the selected register; in an LPC I/O read cycle, the data in the selected register is transferred to the host.

The initial values of TWR0 to TWR15 after a reset and in standby mode are undetermined.

#### 18B.2.8 Status Registers (STR1 to STR3)

#### STR1

Bit	7	6	5	4	3	2	1	0
	DBU17	DBU16	DBU15	DBU14	C/D1	DBU12	IBF1	OBF1
Initial value	0	0	0	0	0	0	0	0
Slave Read/Write	R/W	R/W	R/W	R/W	R	R/W	R	R/(W)*
Host Read/Write	R	R	R	R	R	R	R	R

Note: \* Only 0 can be written, to clear the flag.

#### STR2

Bit	7	6	5	4	3	2	1	0
	DBU27	DBU26	DBU25	DBU24	C/D2	DBU22	IBF2	OBF2
Initial value	0	0	0	0	0	0	0	0
Slave Read/Write	R/W	R/W	R/W	R/W	R	R/W	R	R/(W)*
Host Read/Write	R	R	R	R	R	R	R	R

Note: \* Only 0 can be written, to clear the flag.

#### STR3

Bit	7	6	5	4	3	2	1	0
	IBF3B	OBF3B	MWMF	SWMF	C/D3	DBU32	IBF3A	OBF3
Initial value	0	0	0	0	0	0	0	0
Slave Read/Write	R	R/(W)*	R	R/(W)*	R	R/W	R	R/(W)*
Host Read/Write	R	R	R	R	R	R	R	R

Note: \* Only 0 can be written, to clear the flag.

The STR registers are 8-bit registers that indicate status information during host interface processing. Bits 3, 1, and 0 of STR1 to STR3, and bits 7 to 4 of STR3, are read-only bits to both the host processor and the slave processor. However, 0 only can be written from the slave processor to bit 0 of STR1 to STR3, and bits 6 and 4 of STR3, in order to clear the flags to 0. The registers selected from the host processor according to the I/O address are shown in the following

table. For information on STR3 selection, see section 18B.2.4, LPC Channel 3 Address Register (LADR3). In an LPC I/O read cycle, the data in the selected register is transferred to the host processor.

The STR registers are initialized to H'00 by a reset and in standby mode.

	I/O Ad	dress			Transfer	
Bits 15 to 4	Bit 3	Bit 2	Bit 1	Bit 0	Cycle	Host Register Selection
0000 0000 0110	0	1	0	0	I/O read	STR1 read
0000 0000 0110	0	1	1	0	I/O read	STR2 read

# STR1, STR2 Bits 7 to 4 and 2—Defined by User (DBU17 to DBU14, DBU12; DBU27 to DBU24, DBU22)

STR3 Bit 2— Defined by User (DBU32)

The user can use these bits as necessary.

**STR1 to STR3 Bit 3—Command/Data (C/\overline{D}1 to C/\overline{D}3):** When the host processor writes to an IDR register, bit 2 of the I/O address is written into this bit to indicate whether IDR contains data or a command.

## Bit 3

C/D	Description	
0	Contents of data register (IDR) are data	(Initial value)
1	Contents of data register (IDR) are a command	

**STR1 to STR3 Bit 1—Input Buffer Full (IBF1 to IBF3A):** Set to 1 when the host processor writes to IDR. This bit is an internal interrupt source to the slave processor. IBF is cleared to 0 when the slave processor reads IDR.

The IBF1 flag setting and clearing conditions are diffrent when the fast A20 gate is used. For details see table 18B.4.

#### Bit 1

Description	
[Clearing condition]	(Initial value)
When the slave processor reads IDR	
[Setting condition]	
When the host processor writes to IDR using I/O write cycle	
	[Clearing condition] When the slave processor reads IDR [Setting condition]

Rev. 3.00 Jan 18, 2006 page 624 of 1044

REJ09B0280-0300



**STR1 to STR3 Bit 0—Output Buffer Full (OBF1, OBF2, OBF3A):** Set to 1 when the slave processor writes to ODR. Cleared to 0 when the host processor reads ODR.

#### Bit 0

OBF	Description	
0	[Clearing condition]	(Initial value)
	When the host processor reads ODR using I/O read cy processor writes 0 in the OBF bit	cle, or the slave
1	[Setting condition]	
	When the slave processor writes to ODR	

**STR3 Bit 7—Two-Way Register Input Buffer Full (IBF3B):** Set to 1 when the host processor writes to TWR15. This is an internal interrupt source to the slave processor. IBF3B is cleared to 0 when the slave processor reads TWR15.

#### Bit 7

IBF3B	Description	
0	[Clearing condition]	(Initial value)
	When the slave processor reads TWR15	
1	[Setting condition]	
	When the host processor writes to TWR15 using I/O write cycle	

STR3 Bit 6—Two-Way Register Output Buffer Full (OBF3B): Set to 1 when the slave processor writes to TWR15. OBF3B is cleared to 0 when the host processor reads TWR15.

#### Bit 6

OBF3B	Description	
0	[Clearing condition]	(Initial value)
	When the host processor reads TWR15 using I/O read cycle, or processor writes 0 in the OBF3B bit	the slave
1	[Setting condition]	
	When the slave processor writes to TWR15	

STR3 Bit 5—Master Write Mode Flag (MWMF): Set to 1 when the host processor writes to TWR0. MWMF is cleared to 0 when the slave processor reads TWR15.

Bit 5

MWMF	Description	
0	[Clearing condition] (Initial value	ue)
	When the slave processor reads TWR15	
1	[Setting condition]	
	When the host processor writes to TWR0 using I/O write cycle when SWMF 0	=

STR3 Bit 4—Slave Write Mode Flag (SWMF): Set to 1 when the slave processor writes to TWR0. In the event of simultaneous writes by the master and the slave, the master write has priority. SWMF is cleared to 0 when the host reads TWR15.

Bit 4

SWMF	Description			
0	[Clearing condition]	(Initial value)		
	When the host processor reads TWR15 using I/O read cycle, or the slave processor writes 0 in the SWMF bit			
1	[Setting condition]			
	When the slave processor writes to TWR0 when MWMF =	= 0		

# 18B.2.9 SERIRQ Control Registers (SIRQCR0, SIRQCR1)

# SIRQCR0

Bit	7	6	5	4	3	2	1	0
	Q/C	_	IEDIR	SMIE3B	SMIE3A	SMIE2	IRQ12E1	IRQ1E1
Initial value	0	0	0	0	0	0	0	0
Slave Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Host Read/Write	_	_	_	_	_	_	_	_



#### SIRQCR1

Bit	7	6	5	4	3	2	1	0	
	IRQ11E3	IRQ10E3	IRQ9E3	IRQ6E3	IRQ11E2	IRQ10E2	IRQ9E2	IRQ6E2	
Initial value	0	0	0	0	0	0	0	0	
Slave Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Host Read/Write	_	_	_	_	_	_	_	_	

The SIRQCR registers contain status bits that indicate the SERIRQ operating mode and bits that specify SERIRQ interrupt sources.

The SIRQCR registers are initialized to H'00 by a reset and in hardware standby mode.

**SIRQCR0 Bit 7—Quiet/Continuous Mode Flag (Q/\overline{C}):** Indicates the mode specified by the host at the end of an SERIRQ transfer cycle (stop frame).

Bit 7

Q/C	Description		
0	Continuous mode	(Initial value)	
	[Clearing conditions]		
	<ul> <li>LPC hardware reset, LPC software reset</li> </ul>		
	<ul> <li>Specification by SERIRQ transfer cycle stop frame</li> </ul>		
1	Quiet mode		
	[Setting condition]		
	<ul> <li>Specification by SERIRQ transfer cycle stop frame</li> </ul>		

**SIROCRO Bit 6—Reserved:** This is a readable/writable reserved bit.

**SIRQCR0 Bit 5—Interrupt Enable Direct Mode (IEDIR):** Specifies whether LPC channel 2 and channel 3 SERIRQ interrupt source (SMI, HIRQ6, HIRQ9 to HIRQ11) generation is conditional upon OBF, or is controlled only by the host interrupt enable bit.

Bit 5

IEDIR	Description	
0	Host interrupt is requested when host interrupt enable bit and cOBF are both set to 1	orresponding (Initial value)
1	Host interrupt is requested when host interrupt enable bit is set	to 1

SIRQCR0 Bit 4—SMI Interrupt Enable 3B (SMIE3B): Enables or disables a SMI interrupt request when OBF3B is set by a TWR15 write.

Bit 4

SMIE3B	Description	
0	SMI interrupt request by OBF3B and SMIE3B is disabled	(Initial value)
	[Clearing conditions]	
	Writing 0 to SMIE3B	
	<ul> <li>LPC hardware reset, LPC software reset</li> </ul>	
	<ul> <li>Clearing OBF3B to 0 (when IEDIR = 0)</li> </ul>	
1	[When IEDIR = 0]	
	SMI interrupt request by setting OBF3B to 1 is enabled	
	[When IEDIR = 1]	
	SMI interrupt is requested	
	[Setting condition]	
	<ul> <li>Writing 1 after reading SMIE3B = 0</li> </ul>	

SIRQCR0 Bit 3—SMI Interrupt Enable 3A (SMIE3A): Enables or disables a SMI interrupt request when OBF3A is set by an ODR3 write.

Bit 3

SMIE3A	Description	
0	SMI interrupt request by OBF3A and SMIE3A is disabled	(Initial value)
	[Clearing conditions]	
	Writing 0 to SMIE3A	
	<ul> <li>LPC hardware reset, LPC software reset</li> </ul>	
	<ul> <li>Clearing OBF3A to 0 (when IEDIR = 0)</li> </ul>	
1	[When IEDIR = 0]	
	SMI interrupt request by setting OBF3A to 1 is enabled	
	[When IEDIR = 1]	
	SMI interrupt is requested	
	[Setting condition]	
	<ul> <li>Writing 1 after reading SMIE3A = 0</li> </ul>	



**SIRQCR1 Bit 7—HIRQ11 Interrupt Enable 3 (IRQ11E3):** Enables or disables a HIRQ11 interrupt request when OBF3A is set by an ODR3 write.

Bit 7

IRQ11E3	Description
0	HIRQ11 interrupt request by OBF3A and IRQ11E3 is disabled (Initial value)
	[Clearing conditions]
	Writing 0 to IRQ11E3
	<ul> <li>LPC hardware reset, LPC software reset</li> </ul>
	<ul> <li>Clearing OBF3A to 0 (when IEDIR = 0)</li> </ul>
1	[When IEDIR = 0]
	HIRQ11 interrupt request by setting OBF3A to 1 is enabled
	[When IEDIR = 1]
	HIRQ11 interrupt is requested
	[Setting condition]
	<ul> <li>Writing 1 after reading IRQ11E3 = 0</li> </ul>

**SIRQCR1 Bit 6—HIRQ10 Interrupt Enable 3 (IRQ10E3):** Enables or disables a HIRQ10 interrupt request when OBF3A is set by an ODR3 write.

Bit 6

IRQ10E3	Description
0	HIRQ10 interrupt request by OBF3A and IRQ10E3 is disabled (Initial value)
	[Clearing conditions]
	Writing 0 to IRQ10E3
	<ul> <li>LPC hardware reset, LPC software reset</li> </ul>
	<ul> <li>Clearing OBF3A to 0 (when IEDIR = 0)</li> </ul>
1	[When IEDIR = 0]
	HIRQ10 interrupt request by setting OBF3A to 1 is enabled
	[When IEDIR = 1]
	HIRQ10 interrupt is requested
	[Setting condition]
	<ul> <li>Writing 1 after reading IRQ10E3 = 0</li> </ul>

**SIRQCR1 Bit 5—HIRQ9 Interrupt Enable 3 (IRQ9E3):** Enables or disables a HIRQ9 interrupt request when OBF3A is set by an ODR3 write.

Bit 5

IRQ9E3	Description						
0	HIRQ9 interrupt request by OBF3A and IRQ9E3 is disabled (Initial value						
	[Clearing conditions]						
	Writing 0 to IRQ9E3						
	<ul> <li>LPC hardware reset, LPC software reset</li> </ul>						
	<ul> <li>Clearing OBF3A to 0 (when IEDIR = 0)</li> </ul>						
1	[When IEDIR = 0]						
	HIRQ9 interrupt request by setting OBF3A to 1 is enabled						
	[When IEDIR = 1]						
	HIRQ9 interrupt is requested						
	[Setting condition]						
	<ul> <li>Writing 1 after reading IRQ9E3 = 0</li> </ul>						

**SIRQCR1 Bit 4—HIRQ6 Interrupt Enable 3 (IRQ6E3):** Enables or disables a HIRQ6 interrupt request when OBF3A is set by an ODR3 write.

Bit 4

IRQ6E3	Description						
0	HIRQ6 interrupt request by OBF3A and IRQ6E3 is disabled	(Initial value)					
	[Clearing conditions]						
	<ul> <li>Writing 0 to IRQ6E3</li> </ul>						
	<ul> <li>LPC hardware reset, LPC software reset</li> </ul>						
	<ul> <li>Clearing OBF3A to 0 (when IEDIR = 0)</li> </ul>						
1	[When IEDIR = 0]						
	HIRQ6 interrupt request by setting OBF3A to 1 is enabled						
	[When IEDIR = 1]						
	HIRQ6 interrupt is requested						
	[Setting condition]						
	<ul> <li>Writing 1 after reading IRQ6E3 = 0</li> </ul>						

**SIRQCR0 Bit 2—SMI Interrupt Enable 2 (SMIE2):** Enables or disables a SMI interrupt request when OBF2 is set by an ODR2 write.

Bit 2

SMIE2	Description					
0	SMI interrupt request by OBF2 and SMIE2 is disabled	(Initial value)				
	[Clearing conditions]					
	Writing 0 to SMIE2					
	<ul> <li>LPC hardware reset, LPC software reset</li> </ul>					
	<ul> <li>Clearing OBF2 to 0 (when IEDIR = 0)</li> </ul>					
1	[When IEDIR = 0]					
	SMI interrupt request by setting OBF2 to 1 is enabled					
	[When IEDIR = 1]					
	SMI interrupt is requested					
	[Setting condition]					
	<ul> <li>Writing 1 after reading SMIE2 = 0</li> </ul>					

**SIRQCR1 Bit 3—HIRQ11 Interrupt Enable 2 (IRQ11E2):** Enables or disables a HIRQ11 interrupt request when OBF2 is set by an ODR2 write.

Bit 3

IRQ11E2	Description						
0	HIRQ11 interrupt request by OBF2 and IRQ11E2 is disabled (Initial value						
	[Clearing conditions]						
	<ul> <li>Writing 0 to IRQ11E2</li> </ul>						
	<ul> <li>LPC hardware reset, LPC software reset</li> </ul>						
	<ul> <li>Clearing OBF2 to 0 (when IEDIR = 0)</li> </ul>						
1	[When IEDIR = 0]						
	HIRQ11 interrupt request by setting OBF2 to 1 is enabled						
	[When IEDIR = 1]						
	HIRQ11 interrupt is requested						
	[Setting condition]						
	<ul> <li>Writing 1 after reading IRQ11E2 = 0</li> </ul>						

**SIRQCR1 Bit 2—HIRQ10 Interrupt Enable 2 (IRQ10E2):** Enables or disables a HIRQ10 interrupt request when OBF2 is set by an ODR2 write.

Bit 2

IRQ10E2	Description	
0	HIRQ10 interrupt request by OBF2 and IRQ10E2 is disabled	(Initial value)
	[Clearing conditions]	
	<ul> <li>Writing 0 to IRQ10E2</li> </ul>	
	<ul> <li>LPC hardware reset, LPC software reset</li> </ul>	
	<ul> <li>Clearing OBF2 to 0 (when IEDIR = 0)</li> </ul>	
1	[When IEDIR = 0]	
	HIRQ10 interrupt request by setting OBF2 to 1 is enabled	
	[When IEDIR = 1]	
	HIRQ10 interrupt is requested	
	[Setting condition]	
	<ul> <li>Writing 1 after reading IRQ10E2 = 0</li> </ul>	

**SIRQCR1 Bit 1—HIRQ9 Interrupt Enable 2 (IRQ9E2):** Enables or disables a HIRQ9 interrupt request when OBF2 is set by an ODR2 write.

Bit 1

IRQ9E2	Description						
0	HIRQ9 interrupt request by OBF2 and IRQ9E2 is disabled (Initial valu						
	[Clearing conditions]						
	<ul> <li>Writing 0 to IRQ9E2</li> </ul>						
	<ul> <li>LPC hardware reset, LPC software reset</li> </ul>						
	<ul> <li>Clearing OBF2 to 0 (when IEDIR = 0)</li> </ul>						
1	[When IEDIR = 0]						
	HIRQ9 interrupt request by setting OBF2 to 1 is enabled						
	[When IEDIR = 1]						
	HIRQ9 interrupt is requested						
	[Setting condition]						
	<ul> <li>Writing 1 after reading IRQ9E2 = 0</li> </ul>						

**SIRQCR1 Bit 0—HIRQ6 Interrupt Enable 2 (IRQ6E2):** Enables or disables a HIRQ6 interrupt request when OBF2 is set by an ODR2 write.

Bit 0

IRQ6E2	Description						
0	HIRQ6 interrupt request by OBF2 and IRQ6E2 is disabled (Initial value						
	[Clearing conditions]						
	<ul> <li>Writing 0 to IRQ6E2</li> </ul>						
	<ul> <li>LPC hardware reset, LPC software reset</li> </ul>						
	<ul> <li>Clearing OBF2 to 0 (when IEDIR = 0)</li> </ul>						
1	[When IEDIR = 0]						
	HIRQ6 interrupt request by setting OBF2 to 1 is enabled						
	[When IEDIR = 1]						
	HIRQ6 interrupt is requested						
	[Setting condition]						
	<ul> <li>Writing 1 after reading IRQ6E2 = 0</li> </ul>						

**SIRQCR0 Bit 1—HIRQ12 Interrupt Enable 1 (IRQ12E1):** Enables or disables a HIRQ12 interrupt request when OBF1 is set by an ODR1 write.

Bit 1

IRQ12E1	Description							
0	HIRQ12 interrupt request by OBF1 and IRQ12E1 is disabled	(Initial value)						
	[Clearing conditions]							
	<ul> <li>Writing 0 to IRQ12E1</li> </ul>							
	<ul> <li>LPC hardware reset, LPC software reset</li> </ul>							
	<ul> <li>Clearing OBF1 to 0</li> </ul>							
1	HIRQ12 interrupt request by setting OBF1 to 1 is enabled							
	[Setting condition]							
	<ul> <li>Writing 1 after reading IRQ12E1 = 0</li> </ul>							

**SIRQCR0 Bit 0—HIRQ1 Interrupt Enable 1 (IRQ1E1):** Enables or disables a HIRQ1 interrupt request when OBF1 is set by an ODR1 write.

Bit 0

IRQ1E1	Description						
0	HIRQ1 interrupt request by OBF1 and IRQ1E1 is disabled (Initial value)						
	[Clearing conditions]						
	Writing 0 to IRQ1E1						
	<ul> <li>LPC hardware reset, LPC software reset</li> </ul>						
	<ul> <li>Clearing OBF1 to 0</li> </ul>						
1	HIRQ1 interrupt request by setting OBF1 to 1 is enabled						
	[Setting condition]						
	<ul> <li>Writing 1 after reading IRQ1E1 = 0</li> </ul>						

## 18B.2.10 Module Stop Control Register (MSTPCR)

		MSTPCRH							MSTPCRL							
Bit	_ 7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	MSTP15	MSTP14	MSTP13	MSTP12	MSTP11	MSTP10	MSTP9	MSTP8	MSTP7	MSTP6	MSTP5	MSTP4	MSTP3	MSTP2	MSTP1	MSTP0
Initial value	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MSTPCR, comprising two 8-bit readable/writable registers, performs module stop mode control.

When the MSTP0 bit is set to 1, the host interface (HIF: LPC) halts and enters module stop mode. See section 24.5, Module Stop Mode, for details.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not initialized in software standby mode.

MSTPCRL Bit 0—Module Stop (MSTP0): Specifies host interace (HIF:LPC) module stop mode.

### MSTPCRL Bit 0

MSTP0	Description	
0	HIF:LPC module stop mode is cleared	
1	HIF:LPC module stop mode is set	(Initial value)

# 18B.3 Operation

#### 18B.3.1 Host Interface Activation

The host interface is activated by setting at least one of HICR0 bits LPC3E to LPC1E (bits 7 to 5) to 1 in single-chip mode. When the host interface is activated, the related I/O ports (ports 37 to 30, ports 83 and 82) function as dedicated host interface input/output pins. In addition, setting the FGA20E, PMEE, LSMIE, and LSCIE bits to 1 adds the related I/O ports (ports 81 and 80, ports B0 and B1) to the host interface's input/output pins.

Use the following procedure to activate the host interface after a reset release.

- 1. Read the signal line status and confirm that the LPC module can be connected. Also check that the LPC module is initialized internally.
- 2. When using channel 3, set LADR3 to determine the channel 3 I/O address and whether two-way registers are to be used.
- 3. Set the enable bit (LPC3E to LPC1E) for the channel to be used.
- 4. Set the enable bits (GA20E, PMEE, LSMIE, and LSCIE) for the additional functions to be used.
- 5. Set the selection bits for other functions (SDWNE, IEDIR).
- 6. As a precaution, clear the interrupt flags (LRST, SDWN, ABRT, OBF). Read IDR or TWR15 to clear IBF.
- 7. Set interrupt enable bits (IBFIE3 to IBFIE1, ERRIE) as necessary.

#### 18B.3.2 LPC I/O Cycles

There are ten kinds of LPC transfer cycle: memory read, memory write, I/O read, I/O write, DMA read, DMA write, bus master memory read, bus master memory write, bus master I/O read, and bus master I/O write. Of these, the chip's HIF:LPC supports only I/O read and I/O write cycles.

An LPC transfer cycle is started when the  $\overline{LFRAME}$  signal goes low in the bus idle state. If the  $\overline{LFRAME}$  signal goes low when the bus is not idle, this means that a forced termination (abort) of the LPC transfer cycle has been requested.

In an I/O read cycle or I/O write cycle, transfer is carried out using LAD3 to LAD0 in the following order, in synchronization with LCLK. The host can be made to wait by sending back a value other than 0000 in the slave's synchronization return cycle, but with the H8S/2149's HIF:LPC a value of 0000 is always returned.

If the received address matches the host address in an HIF:LPC register (IDR, ODR, STR, TWR), the host interface enters the busy state; it returns to the idle state by output of a state #12 turnaround. Register (IDR, etc.) and flag (IBF, etc.) changes are made at this timing, so in the event of a transfer cycle forced termination (abort) before state #12, registers and flags are not changed.

Rev. 3.00 Jan 18, 2006 page 636 of 1044



	I/O Re	ad Cycle		I/O Wr	ite Cycle	
State Count	Contents	Drive Source	Value (3 to 0)	Contents	Drive Source	Value (3 to 0)
1	Start	Host	0000	Start	Host	0000
2	Cycle type/direction	Host	0000	Cycle type/direction	Host	0010
3	Address 1	Host	Bits 15 to 12	Address 1	Host	Bits 15 to 12
4	Address 2	Host	Bits 11 to 8	Address 2	Host	Bits 11 to 8
5	Address 3	Host	Bits 7 to 4	Address 3	Host	Bits 7 to 4
6	Address 4	Host	Bits 3 to 0	Address 4	Host	Bits 3 to 0
7	Turnaround (recovery)	Host	1111	Data 1	Host	Bits 3 to 0
8	Turnaround	None	ZZZZ	Data 2	Host	Bits 7 to 4
9	Synchronization	Slave	0000	Turnaround (recovery)	Host	1111
10	Data 1	Slave	Bits 3 to 0	Turnaround	None	ZZZZ
11	Data 2	Slave	Bits 7 to 4	Synchronization	Slave	0000
12	Turnaround (recovery)	Slave	1111	Turnaround (recovery)	Slave	1111
13	Turnaround	None	ZZZZ	Turnaround	None	ZZZZ

The timing of the LFRAME, LCLK, and LAD signals is shown in figures 18B.2 and 18B.3.




Figure 18B.2 Typical LFRAME Timing




Figure 18B.3 Abort Mechanism

#### 18B.3.3 A20 Gate

The A20 gate signal can mask address A20 to emulate an addressing mode used by personal computers with an 8086\*-family CPU. A regular-speed A20 gate signal can be output under firmware control. Fast A20 gate output is enabled by setting the FGA20E bit (bit 4) to 1 in HICR0 (H'FE40).

Note: \* An Intel microprocessor

**Regular A20 Gate Operation:** Output of the A20 gate signal can be controlled by an H'D1 command followed by data. When the slave processor (H8S/2149) receives data, it normally uses an interrupt routine activated by the IBF1 interrupt to read IDR1. If the data follows an H'D1 command, firmware copies bit 1 of the data and outputs it at the gate A20 pin.

Fast A20 Gate Operation: When the FGA20E bit is set to 1, P81/GA20 is used for output of a fast A20 gate signal. Bit P81DDR must be set to 1 to assign this pin for output. When the DDR bit for P81 is set to 1, the state of the P81/GA20 pin can be monitored by reading the GA20 bit in HICR2. The initial output from this pin will be a logic 1, which is the initial value. Afterward, the host processor can manipulate the output from this pin by sending commands and data. This function is only available via the IDR1 register. The host interface decodes commands input from the host. When an H'D1 host command is detected, bit 1 of the data following the host command is output from the GA20 output pin. This operation does not depend on firmware or interrupts, and is faster than the regular processing using interrupts. Table 18B.3 shows the conditions that set and clear GA20 (P81). Figure 18B.4 shows the GA20 output in flowchart form. Table 18B.4 indicates the GA20 output signal values.



Table 18B.3 GA20 (P81) Set/Clear Timing

Pin Name	Setting Condition	Clearing Condition
GA20 (P81)	When bit 1 of the written data is 1 and data follows an H'D1 host command	When bit 1 of the written data is 0 and the data follows an H'D1 host command




Figure 18B.4 GA20 Output Flowchart

Table 18B.4 Fast A20 Gate Output Signals

HA0	Data/Command	Internal CPU Interrupt Flag (IBF)	GA20 (P81)	Remarks
1	H'D1 command	0	Q	Turn-on sequence
0	1 data*1	0	1	
1	H'FF command	0	Q (1)	
1	H'D1 command	0	Q	Turn-off sequence
0	0 data*2	0	0	
1	H'FF command	0	Q (0)	
1	H'D1 command	0	Q	Turn-on sequence
0	1 data*1	0	1	(abbreviated form)
1/0	Command other than H'FF and H'D1	1	Q (1)	
1	H'D1 command	0	Q	Turn-off sequence
0	0 data*2	0	0	(abbreviated form)
1/0	Command other than H'FF and H'D1	1	Q (0)	
1	H'D1 command	0	Q	Cancelled sequence
1	Command other than H'D1	1	Q	
1	H'D1 command	0	Q	Retriggered sequence
1	H'D1 command	0	Q	
1	H'D1 command	0	Q	Consecutively executed
0	Any data	0	1/0	sequences
1	H'D1 command	0	Q (1/0)	

Notes: 1. Arbitrary data with bit 1 set to 1.

2. Arbitrary data with bit 1 cleard to 0.

#### 18B.3.4 Host Interface Shutdown Function (LPCPD)

The host interface can be placed in the shutdown state according to the state of the  $\overline{LPCPD}$  pin. There are two kinds of host interface shutdown state: LPC hardware shutdown and LPC software shutdown. The LPC hardware shutdown state is controlled by the  $\overline{LPCPD}$  pin, while the software shutdown state is controlled by the SDWNB bit. In both states, the host interface enters the reset state by itself, and is no longer affected by external signals other than the  $\overline{LRESET}$  and  $\overline{LPCPD}$  signals.

Placing the slave processor in sleep mode or software standby mode is effective in reducing current dissipation in the shutdown state. If software standby mode is set, some means must be provided for exiting software standby mode before clearing the shutdown state with the  $\overline{\text{LPCPD}}$  signal.

If the SDWNE bit has been set to 1 beforehand, the LPC hardware shutdown state is entered at the same time as the  $\overline{LPCPD}$  signal falls, and prior preparation is not possible. If the LPC software shutdown state is set by means of the SDWNB bit, on the other hand, the LPC software shutdown state cannot be cleared at the same time as the rise of the  $\overline{LPCPD}$  signal. Taking these points into consideration, the following operating procedure uses a combination of LPC software shutdown and LPC hardware shutdown.

- 1. Clear the SDWNE bit to 0.
- 2. Set the ERRIE bit to 1 and wait for an interrupt by the SDWN flag.
- 3. When an ERRI interrupt is generated by the SDWN flag, check the host interface internal status flags and perform any necessary processing.
- 4. Set the SDWNB bit to 1 to set LPC software standby mode.
- 5. Set the SDWNE bit to 1 and make a transition to LPC hardware standby mode. The SDWNB bit is cleared automatically.
- 6. Check the state of the LPCPD signal to make sure that the LPCPD signal has not risen during steps 3 to 5. If the signal has risen, clear SDWNE to 0 to return to the state in step 1.
- 7. Place the slave processor in sleep mode or software standby mode as necessary.
- 8'. If software standby mode has been set, exit software standby mode by some means independent of the LPC.
- 8. When a rising edge is detected in the LPCPD signal, the SDWNE bit is automatically cleared to 0. If the slave processor has been placed in sleep mode, the mode is exited by means of LRESET signal input, on completion of the LPC transfer cycle, or by some other means.

Table 18B.5 shows the scope of HIF pin shutdown

Table 18B.5 Scope of HIF Pin Shutdown

Abbreviation	Port	Scope of Shutdown	I/O	Notes
LAD3 to LAD0	P33-P30	0	I/O	Hi-Z
LFRAME	P34	0	Input	Hi-Z
LRESET	P35	Х	Input	LPC hardware reset function is active
LCLK	P36	0	Input	Hi-Z
SERIRQ	P37	0	I/O	Hi-Z
LSCI	PB1	Δ	I/O	Hi-Z, only when LSCIE = 1
LSMI	PB0	Δ	I/O	Hi-Z, only when LSMIE = 1
PME	P80	Δ	I/O	Hi-Z, only when PMEE = 1
GA20	P81	Δ	I/O	Hi-Z, only when FGA20E = 1
CLKRUN	P82	0	I/O	Hi-Z
LPCPD	P83	Х	Input	Needed to clear shutdown state

Legend:

O: Pins shut down by the shutdown function

Δ: Pins shut down only when the HIF (LPC) function is selected by register setting

X: Pins not shut down

In the LPC shutdown state, the LPC's internal state and some register bits are initialized. The order of priority of LPC shutdown and reset states is as follows.

- 1. System reset (reset by STBY or RES pin input, or WDT0 overflow)
  - All register bits, including bits LPC3E to LPC1E, are initialized.
- 2. LPC hardware reset (reset by <u>TRESET</u> pin input)
  - LRSTB, SDWNE, and SDWNB bits are cleared to 0.
- 3. LPC software reset (reset by LRSTB)
  - SDWNE and SDWNB bits are cleared to 0.
- 4. LPC hardware shutdown
  - SDWNB bit is cleared to 0.
- LPC software shutdown.

The scope of the initialization in each mode is shown in table 18B.6.

Table 18B.6 Scope of Initialization in Each Host Interface Mode

Items Initialized	System Reset	LPC Reset	LPC Shutdown
LPC transfer cycle sequencer (internal state), LPCBSY and ABRT flags	Initialized	Initialized	Initialized
SERIRQ transfer cycle sequencer (internal state), CLKREQ and IRQBSY flags	Initialized	Initialized	Initialized
Host interface flags (IBF1, IBF2, IBF3A, IBF3B, MWMF, C/\overline{D}1, C/\overline{D}2, C/\overline{D}3, OBF1, OBF2, OBF3A, OBF3B, SWMF, DBU), GA20 (internal state)	Initialized	Initialized	Retained
Host interrupt enable bits (IRQ1E1, IRQ12E1, SMIE2, IRQ6E2, IRQ9E2 to IRQ11E2, SMIE3B, SMIE3A, IRQ6E3, IRQ9E3 to IRQ11E3), Q/C flag	Initialized	Initialized	Retained
LRST flag	Initialized (0)	Can be set/cleared	Can be set/cleared
SDWN flag	Initialized (0)	Initialized (0)	Can be set/cleared
LRSTB bit	Initialized (0)	HR: 0 SR: 1	0 (can be set)
SDWNB bit	Initialized (0)	Initialized (0)	HS: 0 SS: 1
SDWNE bit	Initialized (0)	Initialized (0)	HS: 1 SS: 0 or 1
Host interface operation control bits (LPC3E to LPC1E, FGA20E, LADR3, IBFIE1 to IBFIE3, PMEE, PMEB, LSMIE, LSMIB, LSCIE, LSCIB)	Initialized	Retained	Retained
LRESET signal	Input (port	Input	Input
LPCPD signal	function)	Input	Input
LAD3 to LAD0, LFRAME, LCLK, SERIRQ, CLKRUN signals		Input	Hi-Z
PME, LSMI, LSCI, GA20 signals (when function is selected)	_	Output	Hi-Z
PME, LSMI, LSCI, GA20 signals (when function is not selected)		Port function	Port function

Notes: System reset: Reset by STBY input, RES input, or WDT overflow

LPC reset: Reset by LPC hardware reset (HR) or LPC software reset (SR)

LPC shutdown: Reset by LPC hardware shutdown (HS) or LPC software shutdown (SS)

Figure 18B.5 shows the timing of the  $\overline{LPCPD}$  and  $\overline{LRESET}$  signals.




Figure 18B.5 Power-Down State Termination Timing

## 18B.3.5 Host Interface Serialized Interrupt Operation (SERIRQ)

A host interrupt request can be issued from the host interface by means of the SERIRQ pin. In a host interrupt request via the SERIRQ pin, LCLK cycles are counted from the start frame of the serialized interrupt transfer cycle generated by the host or a supporting function, and a request signal is generated by the frame corresponding to that interrupt. The timing is shown in figure 18B.6.




Figure 18B.6 SERIRQ Timing

The serialized interrupt transfer cycle frame configuration is as follows. Two of the states comprising each frame are the recover state in which the SERIRQ signal is returned to the 1-level at the end of the frame, and the turnaround state in which the SERIRQ signal is not driven. The recover state must be driven by the host or slave processor that was driving the preceding state.

	Serial Interrupt Transfer Cycle			
Frame Count	Contents	Drive Source	Number of States	Notes
0	Start	Slave	6	In quiet mode only, slave drive possible in first
		Host		state, then next 3 states 0-driven by host
1	HIRQ0	Slave	3	
2	HIRQ1	Slave	3	Drive possible in LPC channel 1
3	SMI	Slave	3	Drive possible in LPC channels 2 and 3
4	HIRQ3	Slave	3	
5	HIRQ4	Slave	3	
6	HIRQ5	Slave	3	
7	HIRQ6	Slave	3	Drive possible in LPC channels 2 and 3
8	HIRQ7	Slave	3	
9	HIRQ8	Slave	3	
10	HIRQ9	Slave	3	Drive possible in LPC channels 2 and 3
11	HIRQ10	Slave	3	Drive possible in LPC channels 2 and 3
12	HIRQ11	Slave	3	Drive possible in LPC channels 2 and 3
13	HIRQ12	Slave	3	Drive possible in LPC channel 1
14	HIRQ13	Slave	3	
15	HIRQ14	Slave	3	
16	HIRQ15	Slave	3	
17	IOCHCK	Slave	3	
18	Stop	Host	Undefined	First, 1 or more idle states, then 2 or 3 states 0-driven by host
				2 states: Quiet mode next 3 states: Continuous mode next

There are two modes—continuous mode and quiet mode—for serialized interrupts. The mode initiated in the next transfer cycle is selected by the stop frame of the serialized interrupt transfer cycle that ended before that cycle.

In continuous mode, the host initiates host interrupt transfer cycles at regular intervals. In quiet mode, the slave processor with interrupt sources requiring a request can also initiate an interrupt transfer cycle, in addition to the host. In quiet mode, since the host does not necessarily initiate interrupt transfer cycles, it is possible to suspend the clock (LCLK) supply and enter the power-down state. In order for a slave to transfer an interrupt request in this case, a request to restart the



clock must first be issued to the host. For details see section 18B.3.6, Host Interface Clock Start Request (CLKRUN).

## 18B.3.6 Host Interface Clock Start Request (CLKRUN)

A request to restart the clock (LCLK) can be sent to the host processor by means of the CLKRUN pin. With LPC data transfer and SERIRO in continuous mode, a clock restart is never requested since the transfer cycles are initiated by the host. With SERIRO in quiet mode, when a host interrupt request is generated the CLKRUN signal is driven and a clock (LCLK) restart request is sent to the host. The timing for this operation is shown in figure 18B.7.




Figure 18B.7 Clock Start or Speed-Up

Cases other than SERIRQ in quiet mode when clock restart is required must be handled with a different protocol, using the PME signal, etc.

## **18B.4** Interrupt Sources

## 18B.4.1 IBF1, IBF2, IBF3, ERRI

The host interface has four interrupt requests for the slave processor: IBF1, IBF2, IBF3, and ERRI. IBF1, IBF2, and IBF3 are IDR receive complete interrupts for IDR1, IDR2, and IDR3 and TWR, respectively. The ERRI interrupt indicates the occurrence of a special state such as an LPC reset, LPC shutdown, or transfer cycle abort. An interrupt request is enable by setting the corresponding enable bit,

Table 18B.7 Receive Complete Interrupts and Error Interrupt

Interrupt	Description
IBF1	Requested when IBFIE1 is set to 1 and IDR1 reception is completed
IBF2	Requested when IBFIE2 is set to 1 and IDR2 reception is completed
IBF3	Requested when IBFIE3 is set to 1 and IDR3 reception is completed, or when TWRE and IBFIE3 are set to 1 and reception is completed up to TWR15
ERRI	Requested when ERRIE is set to 1 and LRST, SDWN, or ABRT is set to 1

## 18B.4.2 SMI, HIRQ1, HIRQ6, HIRQ9, HIRQ10, HIRQ11, HIRQ12

The host interface can request seven kinds of host interrupt by means of SERIRQ. HIRQ1 and HIRQ12 are used on LPC channel 1 only, while SMI, HIRQ6, HIRQ9, HIRQ10, and HIRQ11 can be requested from LPC channel 2 or 3.

There are two ways of clearing a host interrupt request.

When the IEDIR bit is cleared to 0 in SIRQCR0, host interrupt sources and LPC channels are all linked to the host interrupt request enable bits. When the OBF flag is cleared to 0 by a read by the host of ODR or TWR15 in the corresponding LPC channel, the corresponding host interrupt enable bit is automatically cleared to 0, and the host interrupt request is cleared.

When the IEDIR bit is set to 1 in SIRQCR0, LPC channel 2 and 3 interrupt requests are dependent only upon the host interrupt enable bits. The host interrupt enable bit is not cleared when OBF for channel 2 or 3 is cleared. Therefore, SMIE2, SMIE3A and SMIE3B, IRQ6E2 and IRQ6E3, IRQ9E2 and IRQ9E3, IRQ10E2 and IRQ10E3, and IRQ11E2 and IRQ11E3 lose their respective functional differences. In order to clear a host interrupt request, it is necessary to clear the host interrupt enable bit.

Table 18B.8 summarizes the methods of setting and clearing these bits, and figure 18B.8 shows the processing flowchart.

Table 18B.8 HIRQ Setting and Clearing Conditions

Host Interrupt	Setting Condition	Clearing Condition
HIRQ1 (independent from IEDIR)	Internal CPU writes to ODR1, then reads 0 from bit IRQ1E1 and writes 1	Internal CPU writes 0 in bit IRQ1E1, or host reads ODR1
HIRQ12 (independent from IEDIR)	Internal CPU writes to ODR1, then reads 0 from bit IRQ12E1 and writes 1	Internal CPU writes 0 in bit IRQ12E1, or host reads ODR1
SMI	Internal CPU	
(IEDIR = 0)	<ul> <li>writes to ODR2, then reads 0 from bit SMIE2 and writes 1</li> </ul>	<ul> <li>Internal CPU writes 0 in bit SMIE2, or host reads ODR2</li> </ul>
	<ul> <li>writes to ODR3, then reads 0 from bit SMIE3A and writes 1</li> </ul>	<ul> <li>Internal CPU writes 0 in bit SMIE3A, or host reads ODR3</li> </ul>
	<ul> <li>writes to TWR15, then reads 0 from bit SMIE3B and writes 1</li> </ul>	<ul> <li>Internal CPU writes 0 in bit SMIE3B, or host reads TWR15</li> </ul>
SMI	Internal CPU	
(IEDIR = 1)	• reads 0 from bit SMIE2, then writes 1	Internal CPU writes 0 in bit SMIE2
	• reads 0 from bit SMIE3A, then writes 1	Internal CPU writes 0 in bit SMIE3A
	• reads 0 from bit SMIE3B, then writes 1	• Internal CPU writes 0 in bit SMIE3B
HIRQi	Internal CPU	
(i = 6, 9, 10, 11) (IEDIR = 0)	<ul> <li>writes to ODR2, then reads 0 from bit IRQIE2 and writes 1</li> </ul>	<ul> <li>Internal CPU writes 0 in bit IRQIE2, or host reads ODR2</li> </ul>
	<ul> <li>writes to ODR3, then reads 0 from bit IRQIE3 and writes 1</li> </ul>	<ul> <li>Internal CPU writes 0 in bit IRQIE3, or host reads ODR3</li> </ul>
HIRQi	Internal CPU	
(i = 6, 9, 10, 11) (IEDIR = 1)	• reads 0 from bit IRQIE2, then writes 1	Internal CPU writes 0 in bit IRQIE2
(ILDIIX – I)	• reads 0 from bit IRQIE3, then writes 1	• Internal CPU writes 0 in bit IRQIE3




Figure 18B.8 HIRQ Flowchart (Example of Channel 1)

# 18B.5 Usage Note

The following points should be noted when using the HIF: LPC.

- (1) The host interface provides buffering of asynchronous data from the host processor and slave processor, but an interface protocol that uses the flags in STR must be followed to avoid data contention. For example, if the host and slave processor both try to access IDR or ODR at the same time, the data will be corrupted. To prevent simultaneous accesses, IBF and OBF must be used to allow access only to data for which writing has finished.
- (2) Unlike the IDR and ODR registers, the transfer direction is not fixed for the two-way registers (TWR). MWMF and SWMF are provided in STR to handle this situation. After writing to TWR0, MWMF and SWMF must be used to confirm that the write authority for TWR1 to TWR15 has been obtained.
- (3) Table 18B.9 shows host address examples for corresponding registers when LADR3 = H'A24F and LADR3 = H'3FD0.



Table 18B.9 Host Address Example

Register	Host Address when LADR3 = H'A24F	Host Address when LADR3 = H'3FD0
IDR3	H'A24A and H'A24E	H'3FD0 and H'3FD4
ODR3	H'A24A	H'3FD0
STR3	H'A24E	H'3FD4
TWR0MW	H'A250	H'3FC0
TWR0SW	H'A250	H'3FC0
TWR1	H'A251	H'3FC1
TWR2	H'A252	H'3FC2
TWR3	H'A253	H'3FC3
TWR4	H'A254	H'3FC4
TWR5	H'A255	H'3FC5
TWR6	H'A256	H'3FC6
TWR7	H'A257	H'3FC7
TWR8	H'A258	H'3FC8
TWR9	H'A259	H'3FC9
TWR10	H'A25A	H'3FCA
TWR11	H'A25B	H'3FCB
TWR12	H'A25C	H'3FCC
TWR13	H'A25D	H'3FCD
TWR14	H'A25E	H'3FCE
TWR15	H'A25F	H'3FCF

# Section 19 D/A Converter

## 19.1 Overview

The H8S/2169 or H8S/2149 has an on-chip D/A converter module with two channels.

#### 19.1.1 Features

Features of the D/A converter module are listed below.

- Eight-bit resolution
- Two-channel output
- Maximum conversion time: 10 µs (with 20-pF load capacitance)
- Output voltage: 0 V to AV<sub>ref</sub>
- D/A output retention in software standby mode

## 19.1.2 Block Diagram

Figure 19.1 shows a block diagram of the D/A converter.




Figure 19.1 Block Diagram of D/A Converter

## 19.1.3 Input and Output Pins

Table 19.1 lists the input and output pins used by the D/A converter module.

Table 19.1 Input and Output Pins of D/A Converter Module

Name	Abbreviation	I/O	Function
Analog supply voltage	AVCC	Input	Power supply for analog circuits
Analog ground	AVSS	Input	Ground and reference voltage for analog circuits
Analog output 0	DA0	Output	Analog output channel 0
Analog output 1	DA1	Output	Analog output channel 1
Reference voltage pin	AVref	Input	Reference voltage for analog circuits

## 19.1.4 Register Configuration

Table 19.2 lists the registers of the D/A converter module.

Table 19.2 D/A Converter Registers

Name	Abbreviation	R/W	Initial Value	Address*
D/A data register 0	DADR0	R/W	H'00	H'FFF8
D/A data register 1	DADR1	R/W	H'00	H'FFF9
D/A control register	DACR	R/W	H'1F	H'FFFA
Module stop control register	MSTPCRH	R/W	H'3F	H'FF86
	MSTPCRL	R/W	H'FF	H'FF87

Note: \* Lower 16 bits of the address.

# 19.2 Register Descriptions

## 19.2.1 D/A Data Registers 0 and 1 (DADR0, DADR1)

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

D/A data registers 0 and 1 (DADR0 and DADR1) are 8-bit readable/writable registers that store data to be converted. When analog output is enabled, the value in the D/A data register is converted and output continuously at the analog output pin.

The D/A data registers are initialized to H'00 by a reset and in hardware standby mode.

## 19.2.2 D/A Control Register (DACR)

Bit	7	6	5	4	3	2	1	0	
	DAOE1	DAOE0	DAE	_	_	_	_	_	
Initial value	0	0	0	1	1	1	1	1	
Read/Write	R/W	R/W	R/W	_	_	_			

DACR is an 8-bit readable/writable register that controls the operation of the D/A converter module.

DACR is initialized to H'1F by a reset and in hardware standby mode.

Bit 7—D/A Output Enable 1 (DAOE1): Controls D/A conversion and analog output.

Bit 7

DAOE1	Description	
0	Analog output DA1 is disabled	(Initial value)
1	D/A conversion is enabled on channel 1. Analog output DA1 is enable	led

Bit 6—D/A Output Enable 0 (DAOE0): Controls D/A conversion and analog output.

### Bit 6

DAOE0	Description	
0	Analog output DA0 is disabled	(Initial value)
1	D/A conversion is enabled on channel 0. Analog output DA0 is en	abled

**Bit 5—D/A Enable (DAE):** Controls D/A conversion, in combination with bits DAOE0 and DAOE1. D/A conversion is controlled independently on channels 0 and 1 when DAE = 0. Channels 0 and 1 are controlled together when DAE = 1.

Output of the converted results is always controlled independently by DAOE0 and DAOE1.


Bit 7	Bit 6	Bit 5	
DAOE1	DAOE0	DAE	D/A conversion
0	0	*	Disabled on channels 0 and 1
	1	0	Enabled on channel 0 Disabled on channel 1
		1	Enabled on channels 0 and 1
1	0	0	Disabled on channel 0 Enabled on channel 1
		1	Enabled on channels 0 and 1
	1	*	Enabled on channels 0 and 1

<sup>\*:</sup> Don't care

If the chip enters software standby mode while D/A conversion is enabled, the D/A output is retained and the analog power supply current is the same as during D/A conversion. If it is necessary to reduce the analog power supply current in software standby mode, disable D/A output by clearing the DAOE0, DAOE1 and DAE bits to 0.

**Bits 4 to 0—Reserved:** These bits cannot be modified and are always read as 1.

#### 19.2.3 Module Stop Control Register (MSTPCR)



MSTPCR, comprising two 8-bit readable/writable registers, performs module stop mode control. When the MSTP10 bit is set to 1, the D/A converter halts and enters module stop mode at the end of the bus cycle. See section 24.5, Module Stop Mode, for details.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not initialized in software standby mode.

MSTPCRH Bit 2—Module Stop (MSTP10): Specifies D/A converter module stop mode.

# MSTPCRH Bit 2

MSTP10	 Description	
0	D/A converter module stop mode is cleared	
1	D/A converter module stop mode is set	(Initial value)



# 19.3 Operation

The D/A converter module has two built-in D/A converter circuits that can operate independently.

D/A conversion is performed continuously whenever enabled by the D/A control register (DACR). When a new value is written in DADR0 or DADR1, conversion of the new value begins immediately. The converted result is output by setting the DAOE0 or DAOE1 bit to 1.

An example of conversion on channel 0 is given next. Figure 19.2 shows the timing.

- Software writes the data to be converted in DADR0.
- D/A conversion begins when the DAOE0 bit in DACR is set to 1. After the elapse of the
  conversion time, analog output appears at the DA0 pin. The output value is AVref × (DADR
  value)/256.
- This output continues until a new value is written in DADR0 or the DAOE0 bit is cleared to 0.
- If a new value is written in DADR0, conversion begins immediately. Output of the converted result begins after the conversion time.
- When the DAOE0 bit is cleared to 0, DA0 becomes an input pin.




Figure 19.2 D/A Conversion (Example)

# Section 20 A/D Converter

# 20.1 Overview

The H8S/2169 or H8S/2149 incorporates a 10-bit successive-approximations A/D converter that allows up to eight analog input channels to be selected.

In addition to the eight analog input channels, up to 16 channels of digital input can be selected for A/D conversion. Since the conversion precision falls when digital input is selected, digital input is ideal for use by a comparator identifying multi-valued inputs, for example.

### 20.1.1 Features

A/D converter features are listed below.

- 10-bit resolution
- Eight (analog) or 16 (digital) input channels
- Settable analog conversion voltage range
  - The analog conversion voltage range is set using the reference power supply voltage pin (AVref) as the analog reference voltage
- High-speed conversion
  - Minimum conversion time: 13.4 μs per channel (at 10-MHz operation)
- Choice of single mode or scan mode
  - Single mode: Single-channel A/D conversion
  - Scan mode: Continuous A/D conversion on 1 to 4 channels
- Four data registers
  - Conversion results are held in a 16-bit data register for each channel
- Sample and hold function
- Three kinds of conversion start
  - Choice of software or timer conversion start trigger (8-bit timer), or ADTRG pin
- A/D conversion end interrupt generation
  - An A/D conversion end interrupt (ADI) request can be generated at the end of A/D conversion

# 20.1.2 Block Diagram

Figure 20.1 shows a block diagram of the A/D converter.




Figure 20.1 Block Diagram of A/D Converter



# 20.1.3 Pin Configuration

Table 20.1 summarizes the input pins used by the A/D converter.

The AVCC and AVSS pins are the power supply pins for the analog block in the A/D converter.

**Table 20.1** A/D Converter Pins

Pin Name	Symbol	I/O	Function
Analog power supply pin	AVCC	Input	Analog block power supply
Analog ground pin	AVSS	Input	Analog block ground and A/D conversion reference voltage
Reference power supply pin	AVref	Input	A/D conversion reference voltage
Analog input pin 0	AN0	Input	Analog input channel 0
Analog input pin 1	AN1	Input	Analog input channel 1
Analog input pin 2	AN2	Input	Analog input channel 2
Analog input pin 3	AN3	Input	Analog input channel 3
Analog input pin 4	AN4	Input	Analog input channel 4
Analog input pin 5	AN5	Input	Analog input channel 5
Analog input pin 6	AN6	Input	Analog input channel 6
Analog input pin 7	AN7	Input	Analog input channel 7
A/D external trigger input pin	ADTRG	Input	External trigger input for starting A/D conversion
Expansion A/D input pins 0 to 15	CIN0 to CIN15	Input	Expansion A/D conversion input (digital input pin) channels 0 to 15

#### 20.1.4 **Register Configuration**

Table 20.2 summarizes the registers of the A/D converter.

Table 20.2 A/D Converter Registers

Name	Abbreviation	R/W	Initial Value	Address*1
A/D data register AH	ADDRAH	R	H'00	H'FFE0
A/D data register AL	ADDRAL	R	H'00	H'FFE1
A/D data register BH	ADDRBH	R	H'00	H'FFE2
A/D data register BL	ADDRBL	R	H'00	H'FFE3
A/D data register CH	ADDRCH	R	H'00	H'FFE4
A/D data register CL	ADDRCL	R	H'00	H'FFE5
A/D data register DH	ADDRDH	R	H'00	H'FFE6
A/D data register DL	ADDRDL	R	H'00	H'FFE7
A/D control/status register	ADCSR	R/(W)*2	H'00	H'FFE8
A/D control register	ADCR	R/W	H'3F	H'FFE9
Module stop control register	MSTPCRH	R/W	H'3F	H'FF86
	MSTPCRL	R/W	H'FF	H'FF87
Keyboard comparator control register	KBCOMP	R/W	H'00	H'FEE4

Notes: 1. Lower 16 bits of the address.

2. Only 0 can be written in bit 7, to clear the flag.

#### 20.2 **Register Descriptions**

#### A/D Data Registers A to D (ADDRA to ADDRD) 20.2.1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	_	_	_	_	_	_
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

There are four 16-bit read-only ADDR registers, ADDRA to ADDRD, used to store the results of A/D conversion.

The 10-bit data resulting from A/D conversion is transferred to the ADDR register for the selected channel and stored there. The upper 8 bits of the converted data are transferred to the upper byte (bits 15 to 8) of ADDR, and the lower 2 bits are transferred to the lower byte (bits 7 and 6) and stored. Bits 5 to 0 are always read as 0.

The correspondence between the analog input channels and ADDR registers is shown in table 20.3.

The ADDR registers can always be read by the CPU. The upper byte can be read directly, but for the lower byte, data transfer is performed via a temporary register (TEMP). For details, see section 20.3, Interface to Bus Master.

The ADDR registers are initialized to H'0000 by a reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

Table 20.3 Analog Input Channels and Corresponding ADDR Registers

Ar	nalog Input Channel		
Group 0	Group 1	A/D Data Register	
AN0	AN4	ADDRA	
AN1	AN5	ADDRB	
AN2	AN6 or CIN0 to CIN7	ADDRC	
AN3	AN7 or CIN8 to CIN15	ADDRD	

# 20.2.2 A/D Control/Status Register (ADCSR)

Bit	7	6	5	4	3	2	1	0
	ADF	ADIE	ADST	SCAN	CKS	CH2	CH1	CH0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: \* Only 0 can be written in bit 7, to clear the flag.

ADCSR is an 8-bit readable/writable register that controls A/D conversion operations.

ADCSR is initialized to H'00 by a reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

Bit 7—A/D End Flag (ADF): Status flag that indicates the end of A/D conversion.

#### Bit 7

ADF	Description						
0	[Clearing conditions] (Initial val						
	<ul> <li>When 0 is written in the ADF flag after reading ADF = 1</li> </ul>						
	When the DTC is activated by an ADI interrupt and ADDR is read						
1	[Setting conditions]						
	Single mode: When A/D conversion ends						
	Scan mode: When A/D conversion ends on all specified channels						

Bit 6—A/D Interrupt Enable (ADIE): Selects enabling or disabling of interrupt (ADI) requests at the end of A/D conversion.

# Bit 6

ADIE	Description	
0	A/D conversion end interrupt (ADI) request is disabled	(Initial value)
1	A/D conversion end interrupt (ADI) request is enabled	

Bit 5—A/D Start (ADST): Selects starting or stopping of A/D conversion. Holds a value of 1 during A/D conversion.

The ADST bit can be set to 1 by software, a timer conversion start trigger, or the A/D external trigger input pin (ADTRG).

### Bit 5

ADST	Description		
0	A/D conversi	(Initial value)	
1	Single mode	A/D conversion is started. Cleared to 0 automatically on the specified channel ends	when conversion
	Scan mode:	A/D conversion is started. Conversion continues sequing selected channels until ADST is cleared to 0 by software transition to standby mode or module stop mode	<u>•</u>

Bit 4—Scan Mode (SCAN): Selects single mode or scan mode as the A/D conversion operating mode. See section 20.4, Operation, for single mode and scan mode operation. Only set the SCAN bit while conversion is stopped.



#### Bit 4

SCAN	Description	
0	Single mode	(Initial value)
1	Scan mode	

**Bit 3—Clock Select (CKS):** Sets the A/D conversion time. Only change the conversion time while ADST = 0.

Bit 3

CKS	Description	
0	Conversion time = 266 states (max.)	(Initial value)
1	Conversion time = 134 states (max.)	

Bits 2 to 0—Channel Select 2 to 0 (CH2 to CH0): Together with the SCAN bit, these bits select the analog input channel(s).

Two analog input channel can be switched to digital input.

Only set the input channel while conversion is stopped.

Group Selection	Channel Selection		Description			
CH2	CH1	CH0	Single Mode	Scan Mode		
0	0	0	AN0 (Initial value)	AN0		
		1	AN1	AN0, AN1		
	1	0	AN2	AN0 to AN2		
		1	AN3	AN0 to AN3		
1	0	0	AN4	AN4		
		1	AN5	AN4, AN5		
	1	0	AN6 or CIN0 to CIN7	AN4, AN5, AN6 or CIN0 to CIN7		
		1	AN7 or CIN8 to CIN15	AN4, AN5, AN6 or CIN0 to CIN7		
				AN7 or CIN8 to CIN15		

#### 20.2.3 A/D Control Register (ADCR)

Bit	7	6	5	4	3	2	1	0
	TRGS1	TRGS0	_	_	_	_	_	_
Initial value	0	0	1	1	1	1	1	1
Read/Write	R/W	R/W	_	_	_	_	_	_

ADCR is an 8-bit readable/writable register that enables or disables external triggering of A/D conversion operations.

ADCR is initialized to H'3F by a reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

Bits 7 and 6—Timer Trigger Select 1 and 0 (TRGS1, TRGS0): These bits select enabling or disabling of the start of A/D conversion by a trigger signal. Only set bits TRGS1 and TRGS0 while conversion is stopped.

Bit 7	Bit 6		
TRGS1	TRGS0	Description	
0	0	Start of A/D conversion by external trigger is disabled (Initial value)	
	1	Start of A/D conversion by external trigger is disabled	
1	0	Start of A/D conversion by external trigger (8-bit timer) is enabled	
	1	Start of A/D conversion by external trigger pin is enabled	

Bits 5 to 0—Reserved: Always be read as 1, and cannot be modified.



### 20.2.4 Keyboard Comparator Control Register (KBCOMP)

Bit	7	6	5	4	3	2	1	0
	IrE	IrCKS2	IrCKS1	IrCKS0	KBADE	KBCH2	KBCH1	KBCH0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

KBCOMP is an 8-bit readable/writable register that controls the SCI2 IrDA function and selects the CIN input channels for A/D conversion.

KBCOMP is initialized to H'00 by a reset and in hardware standby mode.


**Bits 7 to 4—IrDA Control:** See the description in section 15.2.11, Keyboard Comparator Control Register (KBCOMP).

**Bit 3—Keyboard A/D Enable (KBADE):** Selects either analog input pins (AN6, AN7) or digital input pins (CIN0 to CIN7, CIN8 to CIN15) for A/D converter channel 6 and channel 7 input.

Bits 2 to 0—Keyboard A/D Channel Select 2 to 0 (KBCH2 to KBCH0): These bits select the channels for A/D conversion from among the digital input pins. Only set the input channel while A/D conversion is stopped.

Bit 3	Bit 2	Bit 1	Bit 0		
KBADE	KBCH2	КВСН1	КВСН0	A/D Converter Channel 6 Input	A/D Converter Channel 7 Input
0	_	_	_	AN6	AN7
1	0	0	0	CIN0	CIN8
			1	CIN1	CIN9
		1	0	CIN2	CIN10
			1	CIN3	CIN11
	1	0	0	CIN4	CIN12
			1	CIN5	CIN13
		1	0	CIN6	CIN14
			1	CIN7	CIN15

#### 20.2.5 Module Stop Control Register (MSTPCR)



MSTPCR, comprising two 8-bit readable/writable registers, performs module stop mode control.

When the MSTP9 bit in MSTPCR is set to 1, A/D converter operation stops at the end of the bus cycle and a transition is made to module stop mode. Registers cannot be read or written to in module stop mode. For details, see section 24.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not initialized in software standby mode.

MSTPCRH Bit 1—Module Stop (MSTP9): Specifies the A/D converter module stop mode.

### MSTPCRH Bit 1

MSTP9	Description	
0	A/D converter module stop mode is cleared	_
1	A/D converter module stop mode is set	(Initial value)

### 20.3 Interface to Bus Master

ADDRA to ADDRD are 16-bit registers, but the data bus to the bus master is only 8 bits wide. Therefore, in accesses by the bus master, the upper byte is accessed directly, but the lower byte is accessed via a temporary register (TEMP).

A data read from ADDR is performed as follows. When the upper byte is read, the upper byte value is transferred to the CPU and the lower byte value is transferred to TEMP. Next, when the lower byte is read, the TEMP contents are transferred to the CPU.

When reading ADDR, always read the upper byte before the lower byte. It is possible to read only the upper byte, but if only the lower byte is read, incorrect data may be obtained.

Figure 20.2 shows the data flow for ADDR access.




Figure 20.2 ADDR Access Operation (Reading H'AA40)

# 20.4 Operation

The A/D converter operates by successive approximations with 10-bit resolution. It has two operating modes: single mode and scan mode.

# 20.4.1 Single Mode (SCAN = 0)

Single mode is selected when A/D conversion is to be performed on a single channel only. A/D conversion is started when the ADST bit is set to 1 by software, or by external trigger input. The ADST bit remains set to 1 during A/D conversion, and is automatically cleared to 0 when conversion ends.

On completion of conversion, the ADF flag is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated. The ADF flag is cleared by writing 0 after reading ADCSR.

When the operating mode or analog input channel must be changed during analog conversion, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. After making the necessary changes, set the ADST bit to 1 to start A/D conversion again. The ADST bit can be set at the same time as the operating mode or input channel is changed.

Typical operations when channel 1 (AN1) is selected in single mode are described next. Figure 20.3 shows a timing diagram for this example.

- 1. Single mode is selected (SCAN = 0), input channel AN1 is selected (CH1 = 0, CH0 = 1), the A/D interrupt is enabled (ADIE = 1), and A/D conversion is started (ADST = 1).
- 2. When A/D conversion is completed, the result is transferred to ADDRB. At the same time the ADF flag is set to 1, the ADST bit is cleared to 0, and the A/D converter becomes idle.
- 3. Since ADF = 1 and ADIE = 1, an ADI interrupt is requested.
- 4. The A/D interrupt handling routine starts.
- 5. The routine reads ADCSR, then writes 0 to the ADF flag.
- 6. The routine reads and processes the conversion result (ADDRB).
- 7. Execution of the A/D interrupt handling routine ends. After that, if the ADST bit is set to 1, A/D conversion starts again and steps 2 to 7 are repeated.






Figure 20.3 Example of A/D Converter Operation (Single Mode, Channel 1 Selected)

### 20.4.2 Scan Mode (SCAN = 1)

Scan mode is useful for monitoring analog inputs in a group of one or more channels. When the ADST bit is set to 1 by software, or by timer or external trigger input, A/D conversion starts on the first channel in the group (AN0 when CH2 = 0; AN4 when CH2 = 1). When two or more channels are selected, after conversion of the first channel ends, conversion of the second channel (AN1 or AN5) starts immediately. A/D conversion continues cyclically on the selected channels until the ADST bit is cleared to 0. The conversion results are transferred for storage into the ADDR registers corresponding to the channels.

When the operating mode or analog input channel must be changed during analog conversion, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. After making the necessary changes, set the ADST bit to 1 to start A/D conversion again. The ADST bit can be set at the same time as the operating mode or input channel is changed.

Typical operations when three channels (AN0 to AN2) are selected in scan mode are described next. Figure 20.4 shows a timing diagram for this example.

- 1. Scan mode is selected (SCAN = 1), scan group 0 is selected (CH2 = 0), analog input channels AN0 to AN2 are selected (CH1 = 1, CH0 = 0), and A/D conversion is started (ADST = 1)
- 2. When A/D conversion of the first channel (AN0) is completed, the result is transferred to ADDRA. Next, conversion of the second channel (AN1) starts automatically.
- 3. Conversion proceeds in the same way through the third channel (AN2).
- 4. When conversion of all the selected channels (AN0 to AN2) is completed, the ADF flag is set to 1 and conversion of the first channel (AN0) starts again. If the ADIE bit is set to 1 at this time, an ADI interrupt is requested after A/D conversion ends.
- 5. Steps 2 to 4 are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops. After that, if the ADST bit is set to 1, A/D conversion starts again from the first channel (AN0).






Figure 20.4 Example of A/D Converter Operation (Scan Mode, Channels AN0 to AN2 Selected)

### 20.4.3 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input at a time  $t_D$  after the ADST bit is set to 1, then starts conversion. Figure 20.5 shows the A/D conversion timing. Table 20.4 indicates the A/D conversion time.

As indicated in figure 20.5, the A/D conversion time includes  $t_{\scriptscriptstyle D}$  and the input sampling time. The length of  $t_{\scriptscriptstyle D}$  varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in table 20.4.

In scan mode, the values given in table 20.4 apply to the first conversion time. In the second and subsequent conversions the conversion time is fixed at 256 states when CKS = 0 or 128 states when CKS = 1.




Figure 20.5 A/D Conversion Timing

Table 20.4 A/D Conversion Time (Single Mode)

			CKS =	· 0		CKS :	= 1
Item	Symbol	Min	Тур	Max	Min	Тур	Max
A/D conversion start delay	t <sub>D</sub>	10	_	17	6	_	9
Input sampling time	t <sub>spl</sub>	_	63	_	_	31	_
A/D conversion time	t <sub>conv</sub>	259	_	266	131	_	134

Note: Values in the table are the number of states.

### 20.4.4 External Trigger Input Timing

A/D conversion can be externally triggered. When the TRGS1 and TRGS0 bits are set to 11 in ADCR, external trigger input is enabled at the ADTRG pin. A falling edge at the ADTRG pin sets the ADST bit to 1 in ADCSR, starting A/D conversion. Other operations, in both single and scan modes, are the same as when the ADST bit is set to 1 by software. Figure 20.6 shows the timing.




Figure 20.6 External Trigger Input Timing

# 20.5 Interrupts

The A/D converter generates an interrupt (ADI) at the end of A/D conversion. The ADI interrupt request can be enabled or disabled by the ADIE bit in ADCSR.

# 20.6 Usage Notes

The following points should be noted when using the A/D converter.

# Setting Range of Analog Power Supply and Other Pins:

1. Analog input voltage range

The voltage applied to the ANn analog input pins during A/D conversion should be in the range  $AVSS \le ANn \le AVref (n = 0 \text{ to } 7)$ .

2. Digital input voltage range

The voltage applied to the CINn digital input pins should be in the range AVSS  $\leq$  CINn  $\leq$  AVref and VSS  $\leq$  CINn  $\leq$  VCC (n = 0 to 15).

3. Relation between AVCC, AVSS and VCC, VSS

As the relationship between AVCC, AVSS and VCC, VSS, set AVSS = VSS. If the A/D converter is not used, the AVCC and AVSS pins must on no account be left open.

4. Setting Range of AVref Pin:

The reference voltage supplied via the AVref pin should be in the range AVref ≤ AVCC.

If conditions 1 to 4 above are not met, the reliability of the device may be adversely affected.

**Notes on Board Design:** In board design, digital circuitry and analog circuitry should be as mutually isolated as possible, and layout in which digital circuit signal lines and analog circuit signal lines cross or are in close proximity should be avoided as far as possible. Failure to do so may result in incorrect operation of the analog circuitry due to inductance, adversely affecting A/D conversion values.

Also, digital circuitry must be isolated from the analog input signals (AN0 to AN7), analog reference power supply (AVref), and analog power supply (AVCC) by the analog ground (AVSS). Also, the analog ground (AVSS) should be connected at one point to a stable digital ground (VSS) on the board.

**Notes on Noise Countermeasures:** A protection circuit connected to prevent damage due to an abnormal voltage such as an excessive surge at the analog input pins (AN0 to AN7) or analog reference power supply pin (AVref) should be connected between AVCC and AVSS as shown in figure 20.7.

Also, the bypass capacitors connected to AVCC, AVref and the filter capacitor connected to AN0 to AN7 must be connected to AVSS.



If a filter capacitor is connected as shown in figure 20.7, the input currents at the analog input pins (AN0 to AN7) are averaged, and so an error may arise. Also, when A/D conversion is performed frequently, as in scan mode, if the current charged and discharged by the capacitance of the sample-and-hold circuit in the A/D converter exceeds the current input via the input impedance  $(R_{in})$ , an error will arise in the analog input pin voltage. Careful consideration is therefore required when deciding the circuit constants.




Figure 20.7 Example of Analog Input Protection Circuit

Table 20.5 Analog Pin Ratings

Item	Min	Max	Unit
Analog input capacitance	_	20	pF
Permissible signal source impedance	_	5*	kΩ

Note: \* When  $V_{cc}$ = 2.7 to 3.6 V and  $\phi \le 10$  MHz.




Figure 20.8 Analog Input Pin Equivalent Circuit

**A/D Conversion Precision Definitions:** H8S/2169 or H8S/2149 A/D conversion precision definitions are given below.

#### Resolution

The number of A/D converter digital output codes

#### Offset error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from the minimum voltage value B'0000000000 (H'000) to B'000000001 (H'001) (see figure 20.10).

#### Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from B'1111111110 (H'3FE) to B'1111111111 (H'3FF) (see figure 20.11).

#### Ouantization error

The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 20.9).

#### Nonlinearity error

The error with respect to the ideal A/D conversion characteristic between the zero voltage and the full-scale voltage. Does not include the offset error, full-scale error, or quantization error.

#### Absolute precision

The deviation between the digital value and the analog input value. Includes the offset error, full-scale error, quantization error, and nonlinearity error.






Figure 20.9 A/D Conversion Precision Definitions (1)




Figure 20.10 A/D Conversion Precision Definitions (2)

**Permissible Signal Source Impedance:** H8S/2169 or H8S/2149 analog input is designed so that conversion precision is guaranteed for an input signal for which the signal source impedance is  $5 \text{ k}\Omega$  or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds  $5 \text{ k}\Omega$ , charging may be insufficient and it may not be possible to guarantee the A/D conversion precision.

However, if a large capacitance is provided externally, the input load will essentially comprise only the internal input resistance of  $10 \text{ k}\Omega$ , and the signal source impedance is ignored.

But since a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., 5 mV/µsec or greater).

When converting a high-speed analog signal, a low-impedance buffer should be inserted.

**Influences on Absolute Precision:** Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute precision. Be sure to make the connection to an electrically stable GND such as AVSS.

Care is also required to insure that filter circuits do not communicate with digital signals on the mounting board, so acting as antennas.




Figure 20.11 Example of Analog Input Circuit

# Section 21 RAM

# 21.1 Overview

The H8S/2169 or H8S/2149 has 2 kbytes of on-chip high-speed static RAM. The on-chip RAM is connected to the bus master by a 16-bit data bus, enabling both byte data and word data to be accessed in one state. This makes it possible to perform fast word data transfer.

The on-chip RAM can be enabled or disabled by means of the RAM enable bit (RAME) in the system control register (SYSCR).

# 21.1.1 Block Diagram

Figure 21.1 shows a block diagram of the on-chip RAM.




Figure 21.1 Block Diagram of RAM

# 21.1.2 Register Configuration

The on-chip RAM is controlled by SYSCR. Table 21.1 shows the register configuration.

**Table 21.1 Register Configuration** 

Name	Abbreviation	R/W	Initial Value	Address*
System control register	SYSCR	R/W	H'09	H'FFC4

Note: \* Lower 16 bits of the address.

# 21.2 System Control Register (SYSCR)

Bit	7	6	5	4	3	2	1	0
	CS2E	IOSE	INTM1	INTM0	XRST	NMIEG	HIE	RAME
Initial value	0	0	0	0	1	0	0	1
Read/Write	R/W	R/W	R	R/W	R	R/W	R/W	R/W

The on-chip RAM is enabled or disabled by the RAME bit in SYSCR. For details of other bits in SYSCR, see section 3.2.2, System Control Register (SYSCR).

**Bit 0—RAM Enable (RAME):** Enables or disables the on-chip RAM. The RAME bit is initialized when the reset state is released. It is not initialized in software standby mode.

Bit 0

RAME	 Description	
0	On-chip RAM is disabled	
1	On-chip RAM is enabled	(Initial value)

# 21.3 Operation

# 21.3.1 Expanded Mode (Modes 1 to 3 (EXPE = 1))

When the RAME bit is set to 1, accesses to H8S/2169 or H8S/2149 addresses H'(FF)E880 to H'(FF)EFFF and H'(FF)FF00 to H'(FF)FF7F, are directed to the on-chip RAM. When the RAME bit is cleared to 0, accesses to addresses H'(FF)E080 to H'(FF)EFFF and H'(FF)FF00 to H'(FF)FF7F, are directed to the external address space.

Since the on-chip RAM is connected to the bus master by a 16-bit data bus, it can be written to and read in byte or word units. Each type of access is performed in one state.

Even addresses use the upper 8 bits, and odd addresses use the lower 8 bits. Word data must start at an even address.

# 21.3.2 Single-Chip Mode (Modes 2 and 3 (EXPE = 0))

When the RAME bit is set to 1, accesses to H8S/2169 or H8S/2149 addresses H'(FF)E880 to H'(FF)EFFF and H'(FF)FF00 to H'(FF)FF7F, are directed to the on-chip RAM. When the RAME bit is cleared to 0, the on-chip RAM is not accessed. Undefined values are always read from these bits, and writing is invalid.

Since the on-chip RAM is connected to the bus master by a 16-bit data bus, it can be written to and read in byte or word units. Each type of access is performed in one state.

Even addresses use the upper 8 bits, and odd addresses use the lower 8 bits. Word data must start at an even address.



# Section 22 ROM

# 22.1 Overview

The H8S/2169 or H8S/2149 has 64 kbytes of on-chip ROM (flash memory). The ROM is connected to the bus master by a 16-bit data bus. The bus master accesses both byte and word data in one state, enabling faster instruction fetches and higher processing speed.

The mode pins (MD1 and MD0) and the EXPE bit in MDCR can be set to enable or disable the on-chip ROM.

The chip can be erased and programmed on-board as well as with a general-purpose PROM programmer.

# 22.1.1 Block Diagram

Figure 22.1 shows a block diagram of the ROM.




Figure 22.1 ROM Block Diagram

#### 22.1.2 **Register Configuration**

The chip on-chip ROM is controlled by the operating mode and register MDCR. The register configuration is shown in table 22.1.

Table 22.1 ROM Register

Register Name	Abbreviation	R/W	Initial Value	Address*
Mode control register	MDCR	R/W	Undefined Depends on the operating mode	H'FFC5

Note: Lower 16 bits of the address.

#### 22.2 **Register Descriptions**

#### 22.2.1 **Mode Control Register (MDCR)**

Bit	7	6	5	4	3	2	1	0
	EXPE	_	_	_	_	_	MDS1	MDS0
Initial value	*	0	0	0	0	0	*	*
Read/Write	R/W*	_	_	_	_	_	R	R

Note: \* Determined by the MD1 and MD0 pins.

MDCR is an 8-bit read-only register used to set the chip operating mode and monitor the current operating mode.

The EXPE bit is initialized in accordance with the mode pin states by a reset and in hardware standby mode.

Bit 7—Expanded Mode Enable (EXPE): Sets expanded mode. In mode 1, EXPE is fixed at 1 and cannot be modified. In modes 2 and 3, EXPE has an initial value of 0 and can be read or written.

Bit 7

EXPE	Description
0	Single-chip mode selected
1	Expanded mode selected



**Bits 6 to 2—Reserved:** These bits cannot be modified and are always read as 0.

**Bits 1 and 0—Mode Select 1 and 0 (MDS1, MDS0):** These bits indicate values that reflects the input levels of mode pins MD1 and MD0 (the current operating mode). Bits MDS1 and MDS0 correspond to pins MD1 and MD0, respectively. These are read-only bits, and cannot be modified. When MDCR is read, the input levels of mode pins MD1 and MD0 are latched in these bits.

# 22.3 Operation

The on-chip ROM is connected to the CPU by a 16-bit data bus, and both byte and word data is accessed in one state. Even addresses are connected to the upper 8 bits, and odd addresses to the lower 8 bits. Word data must start at an even address.

The mode pins (MD1 and MD0) and the EXPE bit in MDCR can be set to enable or disable the on-chip ROM, as shown in table 22.2.

In normal mode, the maximum amount of ROM that can be used is 56 kbytes.

**Table 22.2 Operating Modes and ROM** 

_		
	perating	IVIOGE
•	peraning	INIOGC

MCU	CPU		Mode Pins		MDCR	_	
Operating Mode	Operating Mode	Description	MD1	MD0	EXPE	On-Chip ROM	
Mode 1	Normal	Expanded mode with on-chip ROM disabled	0	1	1	Disabled	
Mode 2	Advanced	Single-chip mode	1	0	0	Enabled	
	Advanced	Expanded mode with on-chip ROM enabled	1	0	1	(64 kbytes)	
Mode 3	Normal	Single-chip mode	1	1	0	Enabled	
	Normal	Expanded mode with on-chip ROM enabled	1	1	1	_ (56 kbytes)	

# 22.4 Overview of Flash Memory

#### 22.4.1 Features

The features of the flash memory are summarized below.

- Four flash memory operating modes
  - Program mode
  - Erase mode
  - Program-verify mode
  - Erase-verify mode

# • Programming/erase methods

The flash memory is programmed 128 bytes at a time. Erasing is performed by block erase (in single-block units). When erasing multiple blocks, the individual blocks must be erased sequentially. Block erasing can be performed as required on 1-kbyte, 28-kbyte, 16-kbyte, and 8-kbyte blocks.

# • Programming/erase times

The flash memory programming time is 10 ms (typ.) for simultaneous 128-byte programming, equivalent to about  $80 \mu \text{s}$  (typ.) per byte, and the erase time is 100 ms (typ.) per block.

### Reprogramming capability

The flash memory can be reprogrammed up to 100 times.

# • On-board programming modes

There are two modes in which flash memory can be programmed/erased/verified on-board:

- Boot mode
- User program mode

# • Automatic bit rate adjustment

With data transfer in boot mode, the bit rate of the chip can be automatically adjusted to match the transfer bit rate of the host.

#### Protect modes

There are three protect modes, hardware, software, and error protect, which allow protected status to be designated for flash memory program/erase/verify operations.

#### Programmer mode

Flash memory can be programmed/erased in programmer mode, using a PROM programmer, as well as in on-board programming mode.

Rev. 3.00 Jan 18, 2006 page 690 of 1044

REJ09B0280-0300



# 22.4.2 Block Diagram




Figure 22.2 Block Diagram of Flash Memory

#### 22.4.3 Flash Memory Operating Modes

**Mode Transitions:** When the mode pins are set in the reset state and a reset-start is executed, the MCU enters one of the operating modes shown in figure 22.3. In user mode, flash memory can be read but not programmed or erased.

Flash memory can be programmed and erased in boot mode, user program mode, and programmer mode.





Figure 22.3 Flash Memory Mode Transitions

### **On-Board Programming Modes**

#### Boot mode


#### 1. Initial state

The flash memory is in the erased state when the device is shipped. The description here applies to the case where the old program version or data is being rewritten. The user should prepare the programming control program and new application program beforehand in the host.




3. Flash memory initialization

The erase program in the boot program area (in RAM) is executed, and the flash memory is initialized (to H'FF). In boot mode, entire flash memory erasure is performed, without regard to blocks.



Programming control program transfer
When boot mode is entered, the boot program in
the chip (originally incorporated in the chip) is
started, an SCI communication check is carried
out, and the boot program required for flash
memory erasing is automatically transferred to
the RAM boot program area.



4. Writing new application program

The programming control program transferred from the host to RAM by SCI communication is executed, and the new application program in the host is written into the flash memory.





Figure 22.4 Boot Mode


#### User program mode

Initial state


 the program that will transfer the programming/ erase control program to on-chip RAM should be written into the flash memory by the user beforehand.
 the programming/erase control program should be prepared in the host or in the flash memory.



Flash memory initialization
 The programming/erase program in RAM is executed, and the flash memory is initialized (to H'FF). Erasing can be performed in block units, but not in byte units.



Programming/erase control program transfer
 The transfer program in the flash memory is
 executed, and the programming/erase control
 program is transferred to RAM.



Writing new application program
 Next, the new application program in the host is
 written into the erased flash memory blocks. Do
 not write to unerased blocks.




Figure 22.5 User Program Mode (Example)

## Differences between Boot Mode and User Program Mode

Table 22.3 Differences between Boot Mode and User Program Mode

	Boot Mode	User Program Mode
Entire memory erase	Yes	Yes
Block erase	No	Yes
Programming control program*	Program/program-verify	Program/program-verify
		Erase/erase-verify

Note: \* To be provided by the user, in accordance with the recommended algorithm.

**Block Configuration:** The flash memory is divided into two 8-kbyte blocks, one 16-kbyte block, one 28-kbyte block, and four 1-kbyte blocks.




Figure 22.6 Flash Memory Block Configuration

## 22.4.4 Pin Configuration

The flash memory is controlled by means of the pins shown in table 22.4.

**Table 22.4 Flash Memory Pins** 

Pin Name	Abbreviation	I/O	Function
Reset	RES	Input	Reset
Mode 1	MD1	Input	Sets MCU operating mode
Mode 0	MD0	Input	Sets MCU operating mode
Port 92	P92	Input	Sets MCU operating mode when MD1 = MD0 = 0
Port 91	P91	Input	Sets MCU operating mode when MD1 = MD0 = 0
Port 90	P90	Input	Sets MCU operating mode when MD1 = MD0 = 0
Transmit data	TxD1	Output	Serial transmit data output
Receive data	RxD1	Input	Serial receive data input

### 22.4.5 Register Configuration

The registers used to control the on-chip flash memory when enabled are shown in table 22.5. In order for these registers to be accessed, the FLSHE bit must be set to 1 in STCR.

**Table 22.5 Flash Memory Registers** 

Register Name	Abbreviation	R/W	Initial Value	Address*1
Flash memory control register 1	FLMCR1*5	R/W*3	H'80	H'FF80*2
Flash memory control register 2	FLMCR2*5	R/W*3	H'00 <sup>*4</sup>	H'FF81*2
Erase block register 1	EBR1*5	*3	H'00 <sup>*4</sup>	H'FF82*2
Erase block register 2	EBR2*5	R/W*3	H'00*4	H'FF83*2
Serial/timer control register	STCR	R/W	H'00	H'FFC3

Notes: 1. Lower 16 bits of the address.

- 2. Flash memory registers share addresses with other registers. Register selection is performed by the FLSHE bit in the serial/timer control register (STCR).
- 3. In modes in which the on-chip flash memory is disabled, a read will return H'00, and writes are invalid.
- 4. When the SWE bit in FLMCR1 is not set, these registers are initialized to H'00.
- 5. FLMCR1, FLMCR2, EBR1, and EBR2 are 8-bit registers. Only byte accesses are valid for these registers, the access requiring 2 states.

# 22.5 Register Descriptions

### 22.5.1 Flash Memory Control Register 1 (FLMCR1)

Bit	7	6	5	4	3	2	1	0
	FWE	SWE	_	_	EV	PV	Е	Р
Initial value	1	0	0	0	0	0	0	0
Read/Write	R	R/W	_	_	R/W	R/W	R/W	R/W

FLMCR1 is an 8-bit register used for flash memory operating mode control. Program-verify mode or erase-verify mode is entered by setting SWE to 1. Program mode is entered by setting SWE to 1, then setting the PSU bit in FLMCR2, and finally setting the P bit. Erase mode is entered by setting SWE to 1, then setting the ESU bit in FLMCR2, and finally setting the E bit. FLMCR1 is initialized to H'80 by a reset, and in hardware standby mode, software standby mode, subactive mode, subsleep mode, and watch mode. When on-chip flash memory is disabled, a read will return H'00, and writes are invalid.

Writes to the EV and PV bits in FLMCR1 are enabled only when SWE=1; writes to the E bit only when SWE = 1, and ESU = 1; and writes to the P bit only when SWE = 1, and PSU = 1.

**Bit 7—Flash Write Enable (FWE):** Sets hardware protection against flash memory programming/erasing. This bit cannot be modified and is always read as 1.

**Bit 6—Software Write Enable (SWE):** Enables or disables flash memory programming. SWE should be set before setting bits ESU, PSU, EV, PV, E, P, and EB7 to EB0, and should not be cleared at the same time as these bits.

### Bit 6

SWE	Description	
0	Writes disabled	(Initial value)
1	Writes enabled	

Bit 5 and 4—Reserved: These bits cannot be modified and are always read as 0.

**Bit 3—Erase-Verify (EV):** Selects erase-verify mode transition or clearing. Do not set the SWE, ESU, PSU, PV, E, or P bit at the same time.

### Bit 3

EV	Description	
0	Erase-verify mode cleared	(Initial value)
1	Transition to erase-verify mode	
	[Setting condition]	
	When SWE = 1	

**Bit 2—Program-Verify (PV):** Selects program-verify mode transition or clearing. Do not set the SWE, ESU, PSU, EV, E, or P bit at the same time.

### Bit 2

PV	Description					
0	Program-verify mode cleared (In					
1	Transition to program-verify mode					
	[Setting condition]					
	When SWE = 1					



**Bit 1—Erase (E):** Selects erase mode transition or clearing. Do not set the SWE, ESU, PSU, EV, PV, or P bit at the same time.

Bit 1

E	 Description	
0	Erase mode cleared	(Initial value)
1	Transition to erase mode	
	[Setting condition]	
	When SWE = 1, and ESU = 1	

**Bit 0—Program (P):** Selects program mode transition or clearing. Do not set the SWE, PSU, ESU, EV, PV, or E bit at the same time.

#### Bit 0

P	Description	
0	Program mode cleared	(Initial value)
1	Transition to program mode	
	[Setting condition]	
	When SWE = 1, and PSU = 1	

## 22.5.2 Flash Memory Control Register 2 (FLMCR2)

Bit	7	6	5	4	3	2	1	0
	FLER	_	_	_	_	_	ESU	PSU
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	_	_	_	_	_	R/W	R/W

FLMCR2 is an 8-bit register that monitors the presence or absence of flash memory program/erase protection (error protection) and performs setup for flash memory program/erase mode. FLMCR2 is initialized to H'00 by a reset, and in hardware standby mode. The ESU and PSU bits are cleared to 0 in software standby mode, subactive mode, subsleep mode, and watch mode.

When on-chip flash memory is disabled, a read will return H'00 and writes are invalid.

**Bit 7—Flash Memory Error (FLER):** Indicates that an error has occurred during an operation on flash memory (programming or erasing). When FLER is set to 1, flash memory goes to the error-protection state.

### Bit 7

FLER	Description	
0	Flash memory is operating normally	(Initial value)
	Flash memory program/erase protection (error protection) is disabled	
	[Clearing condition]	
	Reset or hardware standby mode	
1	An error has occurred during flash memory programming/erasing	
	Flash memory program/erase protection (error protection) is enabled	
	[Setting condition]	
	See section 22.8.3, Error Protection	

Bits 6 to 2—Reserved: Should always be written with 0.

**Bit 1—Erase Setup (ESU):** Prepares for a transition to erase mode. Set this bit to 1 before setting the E bit to 1 in FLMCR1. Do not set the SWE, PSU, EV, PV, E, or P bit at the same time.

### Bit 1

ESU	Description	
0	Erase setup cleared	(Initial value)
1	Erase setup	
	[Setting condition]	
	When SWE = 1	

**Bit 0—Program Setup (PSU):** Prepares for a transition to program mode. Set this bit to 1 before setting the P bit to 1 in FLMCR1. Do not set the SWE, ESU, EV, PV, E, or P bit at the same time.

## Bit 0

PSU	Description	
0	Program setup cleared	(Initial value)
1	Program setup	
	[Setting condition]	
	When SWE = 1	

#### 22.5.3 Erase Block Registers 1 and 2 (EBR1, EBR2)

Bit	7	6	5	4	3	2	1	0
EBR1	_	_	_	_	_	_	_	_
Initial value	0	0	0	0	0	0	0	0
Read/Write	*2	*2	*2	*2	*2	*2	*2	*2
Bit	7	6	5	4	3	2	1	0
EBR2	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W*1	R/W						

Notes: 1. In normal mode, these bits cannot be modified and are always read as 0.

2. This bit must not be set to 1.

EBR1 and EBR2 are registers that specify the flash memory erase area block by block; bits 7 to 0 in EBR2 are readable/writable bits. EBR1 and EBR2 are each initialized to H'00 by a reset, in hardware standby mode, software standby mode, subactive mode, subsleep mode, and watch mode, and when the SWE bit in FLMCR1 is not set. When a bit in EBR2 is set, the corresponding block can be erased. Other blocks are erase-protected. Set only one bit in EBR2 (more than one bit cannot be set). When on-chip flash memory is disabled, a read will return H'00, and writes are invalid.

The flash memory block configuration is shown in table 22.6.

**Table 22.6 Flash Memory Erase Blocks** 

Block (Size)	Address
EB0 (1 kbyte)	H'(00)0000 to H'(00)03FF
EB1 (1 kbyte)	H'(00)0400 to H'(00)07FF
EB2 (1 kbyte)	H'(00)0800 to H'(00)0BFF
EB3 (1 kbytes)	H'(00)0C00 to H'(00)0FFF
EB4 (28 kbytes)	H'(00)1000 to H'(00)7FFF
EB5 (16 kbytes)	H'(00)8000 to H'(00)BFFF
EB6 (8 kbytes)	H'(00)C000 to H'(00)DFFF
EB7 (8 kbytes)	H'00E000 to H'00FFFF

### 22.5.4 Serial/Timer Control Register (STCR)

Bit	7	6	5	4	3	2	1	0
	IICS	IICX1	IICX0	IICE	FLSHE	_	ICKS1	ICKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

STCR is an 8-bit readable/writable register that controls register access, the IIC operating mode (when the on-chip IIC option is included), and on-chip flash memory, and also selects the TCNT input clock. For details on functions not related to on-chip flash memory, see section 3.2.4, Serial Timer Control Register (STCR), and descriptions of individual modules. If a module controlled by STCR is not used, do not write 1 to the corresponding bit.

STCR is initialized to H'00 by a reset and in hardware standby mode.

**Bits 7 to 4—I**<sup>2</sup>C **Control** (**IICS, IICX1, IICX0, IICE**): These bits control the operation of the I<sup>2</sup>C bus interface. For details, see section 16, I<sup>2</sup>C Bus Interface.

**Bit 3—Flash Memory Control Register Enable (FLSHE):** Setting the FLSHE bit to 1 enables read/write access to the flash memory control registers. If FLSHE is cleared to 0, the flash memory control registers are deselected. In this case, the flash memory control register contents are retained.

Bit 3

FLSHE	Description	
0	Flash memory control registers deselected	(Initial value)
1	Flash memory control registers selected	

Bit 2—Reserved: Do not write 1 to this bit.

Bits 1 and 0—Internal Clock Select 1 and 0 (ICKS1, ICKS0): These bits control 8-bit timer operation. See section 12, 8-Bit Timers, for details.

## 22.6 On-Board Programming Modes

When pins are set to on-board programming mode, program/erase/verify operations can be performed on the on-chip flash memory. There are two on-board programming modes: boot mode and user program mode. The pin settings for transition to each of these modes are shown in table 22.7. For a diagram of the transitions to the various flash memory modes, see figure 22.3.

Only advanced mode setting is possible for boot mode.

In the case of user program mode, established in advanced mode or normal mode, depending on the setting of the MD0 pin. In normal mode, only programming of a 56-kbyte area of flash memory is possible.

Table 22.7 Setting On-Board Programming Modes

	Wode					
Mode Name	CPU Operating Mode	MD1	MD0	P92	P91	P90
Boot mode	Advanced mode	0	0	1*	1*	1*
User program mode	Advanced mode	1	0	_	_	_

1

1

Note: \* Can be used as I/O ports after boot mode is initiated.

Normal mode



#### **22.6.1** Boot Mode

When boot mode is used, the flash memory programming control program must be prepared in the host beforehand. The channel 1 SCI to be used is set to asynchronous mode.

When a reset-start is executed after the chip's pins have been set to boot mode, the boot program built into the chip is started and the programming control program prepared in the host is serially transmitted to the chip via the SCI. In the chip, the programming control program received via the SCI is written into the programming control program area in on-chip RAM. After the transfer is completed, control branches to the start address of the programming control program area and the programming control program execution state is entered (flash memory programming is performed).

The transferred programming control program must therefore include coding that follows the programming algorithm given later.

The system configuration in boot mode is shown in figure 22.7, and the boot program mode execution procedure in figure 22.8.




Figure 22.7 System Configuration in Boot Mode




Figure 22.8 Boot Mode Execution Procedure

### **Automatic SCI Bit Rate Adjustment**




Figure 22.9 Automatic SCI Bit Rate Adjustment

When boot mode is initiated, the chip measures the low period of the asynchronous SCI communication data (H'00) transmitted continuously from the host. The SCI transmit/receive format should be set as follows: 8-bit data, 1 stop bit, no parity. The chip calculates the bit rate of the transmission from the host from the measured low period, and transmits one H'00 byte to the host to indicate the end of bit rate adjustment. The host should confirm that this adjustment end indication (H'00) has been received normally, and transmit one H'55 byte to the chip. If reception cannot be performed normally, initiate boot mode again (reset), and repeat the above operations. Depending on the host's transmission bit rate and the chip's system clock frequency, there will be a discrepancy between the bit rates of the host and the chip. To ensure correct SCI operation, the host's transfer bit rate should be set to (4800, 9600, or 19200) bps.

Table 22.8 shows typical host transfer bit rates and system clock frequencies for which automatic adjustment of the chip's bit rate is possible. The boot program should be executed within this system clock range.

Table 22.8 System Clock Frequencies for which Automatic Adjustment of the Chip's Bit Rate is Possible

Host Bit Rate	System Clock Frequency for which Automatic Adjustment of the Chip's Bit Rate is Possible
19200 bps	8 MHz to 10 MHz
9600 bps	4 MHz to 10 MHz
4800 bps	2 MHz to 10 MHz

**On-Chip RAM Area Divisions in Boot Mode:** In boot mode, the 1920-byte area from H'(FF)E880 to H'(FF) EFFF and the 128-byte area from H'(FF)FF00 to H'(FF)FF7F is reserved for use by the boot program, as shown in figure 22.10. The area to which the programming control program is transferred is H'(FF)E080 to H'(FF)E87F (2048 bytes). However, the 8-byte area from H'(FF)E080 to H'(FF)E087 is reserved for ID codes as shown in figure 22.10. The boot program

area can be used when the programming control program transferred into the reserved area enters the execution state. A stack area should be set up as required.





Figure 22.10 RAM Areas in Boot Mode

In boot mode in the chip, the contents of the 8-byte ID code area shown below are checked to determine whether the program is a programming control program compatible with the chip.



If an original programming control program is used in boot mode, the 8-byte ID code shown above should be added at the beginning of the program.

#### Notes on Use of Boot Mode:

- When the chip comes out of reset in boot mode, it measures the low period of the input at the SCI's RxD1 pin. The reset should end with RxD1 high. After the reset ends, it takes about 100 states for the chip to get ready to measure the low period of the RxD1 input.
- In boot mode, if any data has been programmed into the flash memory (if all data is not 1), all flash memory blocks are erased. Boot mode is for use when user program mode is unavailable, such as the first time on-board programming is performed, or if the program activated in user program mode is accidentally erased.
- Interrupts cannot be used while the flash memory is being programmed or erased.
- The RxD1 and TxD1 pins should be pulled up on the board.
- Before branching to the programming control program (RAM area H'(FF)E088), the chip terminates transmit and receive operations by the on-chip SCI (channel 1) (by clearing the RE and TE bits in SCR to 0), but the adjusted bit rate value remains set in BRR. The transmit data output pin, TxD1, goes to the high-level output state (P84DDR = 1, P84DR = 1).
  - The contents of the CPU's internal general registers are undefined at this time, so these registers must be initialized immediately after branching to the programming control program. In particular, since the stack pointer (SP) is used implicitly in subroutine calls, etc., a stack area must be specified for use by the programming control program.

The initial values of other on-chip registers are not changed.

- Boot mode can be entered by making the pin settings shown in table 22.7 and executing a reset-start.
  - When the chip detects the boot mode setting at reset release\*1, P92 to P90 can be used as I/O ports.
  - Boot mode can be cleared by driving the reset pin low, waiting at least 20 states, then setting the mode pins, and executing reset release\*1. Boot mode can also be cleared by a WDT overflow reset. The mode pin input levels must not be changed in boot mode.
- If the mode pin input levels are changed (for example, from low to high) during a reset, the state of ports with multiplexed address functions and bus control output pins (AS, RD, HWR) will change according to the change in the microcomputer's operating mode\*2.
  - Therefore, care must be taken to make pin settings to prevent these pins from becoming output signal pins during a reset, or to prevent collision with signals outside the microcomputer.
- Notes: 1. Mode pins input must satisfy the mode programming setup time ( $t_{MDS} = 4$  states) with respect to the reset release timing.



2. Ports with multiplexed address functions will output a low level as the address signal if mode pin setting is for mode 1 is entered during a reset. In other modes, the port pins go to the high-impedance state. The bus control output signals will output a high level if mode pin setting is for mode 1 is entered during a reset. In other modes, the port pins go to the high-impedance state.

## 22.6.2 User Program Mode

When set to user program mode, the chip can program and erase its flash memory by executing a user program/erase control program. Therefore, on-board reprogramming of the on-chip flash memory can be carried out by providing an on-board means of supplying programming data, and storing a program/erase control program in part of the program area as necessary.

To select user program mode, select a mode that enables the on-chip flash memory (mode 2 or 3). In this mode, on-chip supporting modules other than flash memory operate as they normally would in mode 2 and 3.

The flash memory itself cannot be read while the SWE bit is set to 1 to perform programming or erasing, so the control program that performs programming and erasing should be run in on-chip RAM or external memory.

Figure 22.11 shows the procedure for executing the program/erase control program when transferred to on-chip RAM.




Figure 22.11 User Program Mode Execution Procedure

# 22.7 Programming/Erasing Flash Memory

In the on-board programming modes, flash memory programming and erasing is performed by software, using the CPU. There are four flash memory operating modes: program mode, erase mode, program-verify mode, and erase-verify mode. Transitions to these modes can be made by setting the PSU and ESU bits in FLMCR2, and the P, E, PV, and EV bits in FLMCR1.

The flash memory cannot be read while being programmed or erased. Therefore, the program that controls flash memory programming/erasing (the programming control program) should be located and executed in on-chip RAM or external memory.

- Notes: 1. Operation is not guaranteed if setting/resetting of the SWE, EV, PV, E, and P bits in FLMCR1, and the ESU and PSU bits in FLMCR2, is executed by a program in flash memory.
  - 2. Perform programming in the erased state. Do not perform additional programming on previously programmed addresses.



### 22.7.1 Program Mode

Follow the procedure shown in the program/program-verify flowchart in figure 22.12 to write data or programs to flash memory. Performing program operations according to this flowchart will enable data or programs to be written to flash memory without subjecting the device to voltage stress or sacrificing program data reliability. Programming should be carried out 128 bytes at a time

The wait times  $(x, y, z1, z2, z3, \alpha, \beta, \gamma, \epsilon, \eta, \theta)$  after setting/clearing individual bits in flash memory control registers 1 and 2 (FLMCR1, FLMCR2) and the maximum number of writes (N) are shown in section 25.6, Flash Memory Characteristics.


Following the elapse of (x) µs or more after the SWE bit is set to 1 in flash memory control register 1 (FLMCR1), 128-byte program data is stored in the program data area and reprogram data area, and the 128-byte data in the reprogram data area written consecutively to the write addresses. The lower 8 bits of the first address written to must be H'00 or H'80. 128 consecutive byte data transfers are performed. The program address and program data are latched in the flash memory. A 128-byte data transfer must be performed even if writing fewer than 128 bytes; in this case, H'FF data must be written to the extra addresses.

Next, the watchdog timer is set to prevent overprogramming in the event of program runaway, etc. Set a value greater than  $(y+z2+\alpha+\beta)$   $\mu$ s as the WDT overflow period. After this, preparation for program mode (program setup) is carried out by setting the PSU bit in FLMCR2, and after the elapse of (y)  $\mu$ s or more, the operating mode is switched to program mode by setting the P bit in FLMCR1. The time during which the P bit is set is the flash memory programming time. Make a program setting so that the time for one programming operation is within the range of (z1), (z2) or (z3)  $\mu$ s.

### 22.7.2 Program-Verify Mode

In program-verify mode, the data written in program mode is read to check whether it has been correctly written in the flash memory.

After the elapse of a given programming time, the programming mode is exited (the P bit in FLMCR1 is cleared, then the PSU bit in FLMCR2 is cleared at least (\alpha) us later). The watchdog timer is cleared after the elapse of (β) μs or more, and the operating mode is switched to programverify mode by setting the PV bit in FLMCR1. Before reading in program-verify mode, a dummy write of H'FF data should be made to the addresses to be read. The dummy write should be executed after the elapse of (y) us or more. When the flash memory is read in this state (verify data is read in 16-bit units), the data at the latched address is read. Wait at least ( $\varepsilon$ ) us after the dummy write before performing this read operation. Next, the originally written data is compared with the verify data, and reprogram data is computed (see figure 22.12) and transferred to the reprogram data area. After 128 bytes of data have been verified, exit program-verify mode, wait for at least (n) us. If the programming count is less than 6, the 128-byte data in the additional program data area should be written consecutively to the write addresses, and additional programming performed. Next clear the SWE bit in FLMCR1, and wait at least  $(\theta)$  us. If reprogramming is necessary, set program mode again, and repeat the program/program-verify sequence as before. However, ensure that the program/program-verify sequence is not repeated more than (N) times on the same bits.








Figure 22.12 Program/Program-Verify Flowchart

#### 22.7.3 Erase Mode

Flash memory erasing should be performed block by block following the procedure shown in the erase/erase-verify flowchart (single-block erase) shown in figure 22.13.

The wait times  $(x, y, z, \alpha, \beta, \gamma, \epsilon, \eta, \theta)$  after setting/clearing individual bits in flash memory control registers 1 and 2 (FLMCR1, FLMCR2) and the maximum number of erase (N) are shown in section 25.6, Flash Memory Characteristics.

To perform data or program erasure, make a 1 bit setting for the flash memory area to be erased in erase block register 1 or 2 (EBR1 or EBR2) at least (x)  $\mu$ s after setting the SWE bit to 1 in flash memory control register 1 (FLMCR1). Next, the watchdog timer is set to prevent overerasing in the event of program runaway, etc. Set a value greater than  $(y + z + \alpha + \beta)$  ms as the WDT overflow period. After this, preparation for erase mode (erase setup) is carried out by setting the ESU bit in FLMCR2, and after the elapse of (y)  $\mu$ s or more, the operating mode is switched to erase mode by setting the E bit in FLMCR1. The time during which the E bit is set is the flash memory erase time. Ensure that the erase time does not exceed (z) ms.

Note: With flash memory erasing, preprogramming (setting all data in the memory to be erased to 0) is not necessary before starting the erase procedure.

### 22.7.4 Erase-Verify Mode

In erase-verify mode, data is read after memory has been erased to check whether it has been correctly erased.

After the elapse of the erase time, erase mode is exited (the E bit in FLMCR1 is cleared, then the ESU bit in FLMCR2 is cleared at least ( $\alpha$ )  $\mu$ s later), the watchdog timer is cleared after the elapse of ( $\beta$ )  $\mu$ s or more, and the operating mode is switched to erase-verify mode by setting the EV bit in FLMCR1. Before reading in erase-verify mode, a dummy write of HTFF data should be made to the addresses to be read. The dummy write should be executed after the elapse of ( $\gamma$ )  $\mu$ s or more. When the flash memory is read in this state (verify data is read in 16-bit units), the data at the latched address is read. Wait at least ( $\epsilon$ )  $\mu$ s after the dummy write before performing this read operation. If the read data has been erased (all 1), a dummy write is performed to the next address, and erase-verify is performed. If the read data has not been erased, set erase mode again, and repeat the erase/erase-verify sequence in the same way. However, ensure that the erase/erase-verify sequence is not repeated more than (N) times. When verification is completed, exit erase-verify mode, and wait for at least ( $\eta$ )  $\mu$ s. If erasure has been completed on all the erase blocks, clear the SWE bit in FLMCR1, and wait ( $\theta$ )  $\mu$ s. If there are any unerased blocks, make a 1 bit setting in EBR1 or EBR2 for the flash memory area to be erased, and repeat the erase/erase-verify sequence in the same way.






Figure 22.13 Erase/Erase-Verify Flowchart (Single-Block Erase)

## 22.8 Flash Memory Protection

There are three kinds of flash memory program/erase protection: hardware protection, software protection, and error protection.

### 22.8.1 Hardware Protection

Hardware protection refers to a state in which programming/erasing of flash memory is forcibly disabled or aborted. Hardware protection is reset by settings in flash memory control registers 1 and 2 (FLMCR1, FLMCR2) and erase block registers 1 and 2 (EBR1, EBR2). (See table 22.9.)

Table 22.9 Hardware Protection

		Fu	nctions
Item	Description	Program	Erase
Reset/standby protection	<ul> <li>In a reset (including a WDT overflow reset) and in hardware standby mode, software standby mode, subactive mode, subsleep mode, and watch mode, FLMCR1, FLMCR2, EBR1, and EBR2 are initialized, and the program/erase- protected state is entered.</li> </ul>	Yes	Yes
	<ul> <li>In a reset via the RES pin, the reset state is not entered unless the RES pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the RES pin low for the RES pulse width specified in the AC Characteristics section.</li> </ul>		

#### 22.8.2 Software Protection

Software protection can be implemented by setting the SWE bit in FLMCR1 and erase block registers 1 and 2 (EBR1, EBR2). When software protection is in effect, setting the P or E bit in flash memory control register 1 (FLMCR1) does not cause a transition to program mode or erase mode. (See table 22.10.)

Table 22.10 Software Protection

		Fu	nctions
Item	Description	Program	Erase
SWE bit protection	<ul> <li>Clearing the SWE bit to 0 in FLMCR1 sets the program/erase-protected state for all blocks.</li> </ul>	Yes	Yes
	(Execute in on-chip RAM or external memory.)		
Block specification protection	<ul> <li>Erase protection can be set for individual blocks by settings in erase block registers 1 and 2 (EBR1, EBR2).</li> </ul>	_	Yes
	• Setting EBR1 and EBR2 to H'00 places all blocks in the erase-protected state.		

#### 22.8.3 Error Protection

In error protection, an error is detected when MCU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

If the MCU malfunctions during flash memory programming/erasing, the FLER bit is set to 1 in FLMCR2 and the error protection state is entered. The FLMCR1, FLMCR2, EBR1, and EBR2 settings are retained, but program mode or erase mode is aborted at the point at which the error occurred. Program mode or erase mode cannot be re-entered by re-setting the P or E bit. However, PV and EV bit setting is enabled, and a transition can be made to verify mode.

FLER bit setting conditions are as follows:

- When flash memory is read during programming/erasing (including a vector read or instruction fetch)
- Immediately after exception handling (excluding a reset) during programming/erasing



- When a SLEEP instruction (including software standby, sleep, subactive, subsleep and watch mode) is executed during programming/erasing
- When the bus is released during programming/erasing

Error protection is released only by a reset and in hardware standby mode.

Figure 22.14 shows the flash memory state transition diagram.




Figure 22.14 Flash Memory State Transitions

# 22.9 Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, including NMI input is disabled when flash memory is being programmed or erased (when the P or E bit is set in FLMCR1), and while the boot program is executing in boot mode<sup>\*1</sup>, to give priority to the program or erase operation. There are three reasons for this:

- 1. Interrupt during programming or erasing might cause a violation of the programming or erasing algorithm, with the result that normal operation could not be assured.
- 2. In the interrupt exception handling sequence during programming or erasing, the vector would not be read correctly\*2, possibly resulting in MCU runaway.
- 3. If interrupt occurred during boot program execution, it would not be possible to execute the normal boot mode sequence.

For these reasons, in on-board programming mode alone there are conditions for disabling interrupt, as an exception to the general rule. However, this provision does not guarantee normal erasing and programming or MCU operation. All interrupt requests, including NMI input, must therefore be disabled inside and outside the MCU when programming or erasing flash memory. Interrupt is also disabled in the error-protection state while the P or E bit remains set in FLMCR1.

- Notes: 1. Interrupt requests must be disabled inside and outside the MCU until the programming control program has completed programming.
  - 2. The vector may not be read correctly in this case for the following two reasons:
    - If flash memory is read while being programmed or erased (while the P or E bit is set in FLMCR1), correct read data will not be obtained (undetermined values will be returned).
    - If the interrupt entry in the vector table has not been programmed yet, interrupt exception handling will not be executed correctly.

## 22.10 Flash Memory Programmer Mode

## 22.10.1 Programmer Mode Setting

Programs and data can be written and erased in programmer mode as well as in the on-board programming modes. In programmer mode, the on-chip ROM can be freely programmed using a PROM programmer that supports Renesas Technology microcomputer device types with 64-kbyte on-chip flash memory\*. For precautions concerning the use of programmer mode, see section 22.10.10, Notes on Memory Programming and section 22.11, Flash Memory Programming and Erasing Precausions. Flash memory read mode, auto-program mode, auto-erase mode, and status read mode are supported with these device types. In auto-program mode, auto-erase mode, and

status read mode, a status polling procedure is used, and in status read mode, detailed internal signals are output after execution of an auto-program or auto-erase operation.

Table 22.11 shows programmer mode pin settings.

Note: Set the programming voltage of the PROM programmer to 3.3 V before using the chip.

**Table 22.11 Programmer Mode Pin Settings** 

Pin Names	Setting/External Circuit Connection
Mode pins: MD1, MD0	Low-level input to MD1, MD0
STBY pin	High-level input (Hardware standby mode not set)
RES pin	Power-on reset circuit
XTAL and EXTAL pins	Oscillation circuit
Other setting pins: P97, P92, P91, P90, P67	Low-level input to p92, p67, high-level input to P97, P91, P90

### 22.10.2 Socket Adapters and Memory Map

In programmer mode, a socket adapter is mounted on the writer programmer to match the package concerned. Socket adapters are available for each manufacturer supporting Renesas Technology microcomputer device types with 64-kbyte on-chip flash memory.

Figure 22.15 shows the memory map in programmer mode. For pin names in programmer mode, see section 1.3.2, Pin Functions in Each Operating Mode.




Figure 22.15 Memory Map in Programmer Mode

### 22.10.3 Programmer Mode Operation

Table 22.12 shows how the different operating modes are set when using programmer mode, and table 22.13 lists the commands used in programmer mode. Details of each mode are given below.

## Memory Read Mode

Memory read mode supports byte reads.

### • Auto-Program Mode

Auto-program mode supports programming of 128 bytes at a time. Status polling is used to confirm the end of auto-programming.

#### Auto-Erase Mode

Auto-erase mode supports automatic erasing of the entire flash memory. Status polling is used to confirm the end of auto-erasing.

#### • Status Read Mode

Status polling is used for auto-programming and auto-erasing, and normal termination can be confirmed by reading the FO6 signal. In status read mode, error information is output if an error occurs.

Din Names

**Table 22.12 Settings for Each Operating Mode in Programmer Mode** 

	III Nailles				
Mode	CE	ŌĒ	WE	FO0 to FO7	FA0 to FA17
Read	L	L	Н	Data output	Ain*2
Output disable	L	Н	Н	Hi-Z	Х
Command write	L	Н	L	Data input	Ain*2
Chip disable*1	Н	Х	Х	Hi-Z	Х

Notes: 1. Chip disable is not a standby state; internally, it is an operation state.

2. Ain indicates that there is also address input in auto-program mode.

**Table 22.13 Programmer Mode Commands** 

	Number	1st Cycle				2nd Cycle		
<b>Command Name</b>	of Cycles	Mode	Address	Data	Mode	Address	Data	
Memory read mode	1 + n	Write	Х	H'00	Read	RA	Dout	
Auto-program mode	129	Write	Х	H'40	Write	WA	Din	
Auto-erase mode	2	Write	Х	H'20	Write	Χ	H'20	
Status read mode	2	Write	Х	H'71	Write	Χ	H'71	

Notes: 1. In auto-program mode. 129 cycles are required for command writing by a simultaneous 128-byte write.

2. In memory read mode, the number of cycles depends on the number of address write cycles (n).

## 22.10.4 Memory Read Mode

- After the end of an auto-program, auto-erase, or status read operation, the command wait state
  is entered. To read memory contents, a transition must be made to memory read mode by
  means of a command write before the read is executed.
- Command writes can be performed in memory read mode, just as in the command wait state.
- Once memory read mode has been entered, consecutive reads can be performed.
- After power-on, memory read mode is entered.

Table 22.14 AC Characteristics in Memory Read Mode

Item	Symbol	Min	Max	Unit	
Command write cycle	t <sub>nxtc</sub>	20	_	μs	
CE hold time	t <sub>ceh</sub>	0	_	ns	
CE setup time	t <sub>ces</sub>	0	_	ns	
Data hold time	t <sub>dh</sub>	50	_	ns	
Data setup time	t <sub>ds</sub>	50	_	ns	
Write pulse width	t <sub>wep</sub>	70	_	ns	
WE rise time	t <sub>r</sub>	_	30	ns	
WE fall time	t <sub>f</sub>	_	30	ns	




Figure 22.16 Memory Read Mode Timing Waveforms after Command Write

Table 22.15 AC Characteristics when Entering Another Mode from Memory Read Mode

Item	Symbol	Min	Max	Unit
Command write cycle	t <sub>nxtc</sub>	20	_	μs
CE hold time	t <sub>ceh</sub>	0	_	ns
CE setup time	t <sub>ces</sub>	0	_	ns
Data hold time	t <sub>dh</sub>	50	_	ns
Data setup time	t <sub>ds</sub>	50	_	ns
Write pulse width	t <sub>wep</sub>	70	_	ns
WE rise time	t <sub>r</sub>	_	30	ns
WE fall time	t <sub>f</sub>	_	30	ns




Figure 22.17 Timing Waveforms when Entering Another Mode from Memory Read Mode

## Table 22.16 AC Characteristics in Memory Read Mode

Item	Symbol	Min	Max	Unit
Access time	t <sub>acc</sub>	_	20	μs
CE output delay time	t <sub>ce</sub>	_	150	ns
OE output delay time	t <sub>oe</sub>	_	150	ns
Output disable delay time	t <sub>df</sub>	_	100	ns
Data output hold time	t <sub>oh</sub>	5	_	ns




Figure 22.18 Timing Waveforms for CE/OE Enable State Read




Figure 22.19 Timing Waveforms for CE/OE Clocked Read

## 22.10.5 Auto-Program Mode

## **AC Characteristics**

Table 22.17 AC Characteristics in Auto-Program Mode

Item	Symbol	Min	Max	Unit	
Command write cycle	t <sub>nxtc</sub>	20	_	μs	
CE hold time	t <sub>ceh</sub>	0	_	ns	
CE setup time	t <sub>ces</sub>	0	_	ns	
Data hold time	t <sub>dh</sub>	50	_	ns	
Data setup time	t <sub>ds</sub>	50	_	ns	
Write pulse width	t <sub>wep</sub>	70	_	ns	
Status polling start time	t <sub>wsts</sub>	1	_	ms	
Status polling access time	t <sub>spa</sub>	_	150	ns	
Address setup time	t <sub>as</sub>	0	_	ns	
Address hold time	t <sub>ah</sub>	60	_	ns	
Memory write time	t <sub>write</sub>	1	3000	ms	
WE rise time	t <sub>r</sub>	_	30	ns	
WE fall time	t,	_	30	ns	






Figure 22.20 Auto-Program Mode Timing Waveforms

### Notes on Use of Auto-Program Mode

- In auto-program mode, 128 bytes are programmed simultaneously. This should be carried out by executing 128 consecutive byte transfers.
- A 128-byte data transfer is necessary even when programming fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses.
- The lower 8 bits of the transfer address must be H'00 or H'80. If a value other than an effective address is input, processing will switch to a memory write operation but a write error will be flagged.
- Memory address transfer is performed in the second cycle (figure 22.20). Do not perform transfer after the second cycle.
- Do not perform a command write during a programming operation.
- Perform one auto-programming operation for a 128-byte block for each address. Characteristics are not guaranteed for two or more programming operations.
- Confirm normal end of auto-programming by checking FO6. Alternatively, status read mode
  can also be used for this purpose (FO7 status polling uses the auto-program operation end
  identification pin).
- The status polling FO6 and FO7 pin information is retained until the next command write. Until the next command write is performed, reading is possible by enabling  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$ .

#### 22.10.6 Auto-Erase Mode

## **AC Characteristics**

Table 22.18 AC Characteristics in Auto-Erase Mode

Item	Symbol	Min	Max	Unit
Command write cycle	t <sub>nxtc</sub>	20	_	μs
CE hold time	t <sub>ceh</sub>	0	_	ns
CE setup time	t <sub>ces</sub>	0	_	ns
Data hold time	t <sub>dh</sub>	50	_	ns
Data setup time	t <sub>ds</sub>	50	_	ns
Write pulse width	$t_{wep}$	70	_	ns
Status polling start time	t <sub>ests</sub>	1	_	ms
Status polling access time	t <sub>spa</sub>	_	150	ns
Memory erase time	t <sub>erase</sub>	100	40000	ms
WE rise time	t <sub>r</sub>	_	30	ns
WE fall time	t,	_	30	ns




Figure 22.21 Auto-Erase Mode Timing Waveforms

## Notes on Use of Auto-Erase-Program Mode

- Auto-erase mode supports only entire memory erasing.
- Do not perform a command write during auto-erasing.
- Confirm normal end of auto-erasing by checking FO6. Alternatively, status read mode can also be used for this purpose (FO7 status polling uses the auto-erase operation end identification pin).
- The status polling FO6 and FO7 pin information is retained until the next command write. Until the next command write is performed, reading is possible by enabling  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$ .

#### 22.10.7 Status Read Mode

- Status read mode is used to identify what type of abnormal end has occurred. Use this mode when an abnormal end occurs in auto-program mode or auto-erase mode.
- The return code is retained until a command write for other than status read mode is performed.

Table 22.19 AC Characteristics in Status Read Mode

Conditions:  $V_{cc} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{ss} = 0 \text{ V}$ ,  $T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ 

Item	Symbol	Min	Max	Unit
Command write cycle	t <sub>nxtc</sub>	20	_	μs
CE hold time	t <sub>ceh</sub>	0	_	ns
CE setup time	t <sub>ces</sub>	0	_	ns
Data hold time	t <sub>dh</sub>	50	_	ns
Data setup time	t <sub>ds</sub>	50	_	ns
Write pulse width	t <sub>wep</sub>	70	_	ns
OE output delay time	t <sub>oe</sub>	_	150	ns
Disable delay time	t <sub>df</sub>	_	100	ns
CE output delay time	t <sub>ce</sub>	_	150	ns
WE rise time	t <sub>r</sub>	_	30	ns
WE fall time	t,	_	30	ns




Figure 22.22 Status Read Mode Timing Waveforms

**Table 22.20 Status Read Mode Return Commands** 

Pin Name	F07	FO6	FO5	FO4	FO3	FO2	F01	FO0
Attribute	Normal end identification	Command error	Program- ming error	Erase error	_	_	Program- ming or erase count exceeded	Effective address error
Initial value	0	0	0	0	0	0	0	0
Indications	Normal end: 0	Command error: 1	Program- ming	Erase error: 1	_	_	Count exceeded: 1	Effective address
	Abnormal	Otherwise: 0		Otherwise: 0			Otherwise: 0	
	end: 1		Otherwise: 0					Otherwise: 0

Note: FO2 and FO3 are undefined.

#### 22.10.8 Status Polling

- The FO7 status polling flag indicates the operating status in auto-program or auto-erase mode.
- The FO6 status polling flag indicates a normal or abnormal end in auto-program or auto-erase mode.

**Table 22.21 Status Polling Output Truth Table** 

Pin Names	Internal Operation in Progress	Abnormal End	_	Normal End
FO7	0	1	0	1
FO6	0	0	1	1
FO0 to FO5	0	0	0	0

## 22.10.9 Programmer Mode Transition Time

Commands cannot be accepted during the oscillation stabilization period or the programmer mode setup period. After the programmer mode setup time, a transition is made to memory read mode.

**Table 22.22 Command Wait State Transition Time Specifications** 

Item	Symbol	Min	Max	Unit
Standby release (oscillation stabilization time)	t <sub>osc1</sub>	20	_	ms
Programmer mode setup time	$\mathbf{t}_{bmv}$	10	_	ms
V <sub>cc</sub> hold time	t <sub>dwn</sub>	0	_	ms




Figure 22.23 Oscillation Stabilization Time, Programmer Mode Setup Time, and Power Supply Fall Sequence

### 22.10.10 Notes On Memory Programming

- When programming addresses which have previously been programmed, carry out autoerasing before auto-programming.
- When performing programming using programmer mode on a chip that has been programmed/erased in an on-board programming mode, auto-erasing is recommended before carrying out auto-programming.
- Notes: 1. The flash memory is initially in the erased state when the device is shipped by Renesas Technology. For other chips for which the erasure history is unknown, it is recommended that auto-erasing be executed to check and supplement the initialization (erase) level.
  - 2. Auto-programming should be performed once only on the same address block.

# 22.11 Flash Memory Programming and Erasing Precautions

Precautions concerning the use of on-board programming mode and programmer mode are summarized below.

**Use the specified voltages and timing for programming and erasing:** Applied voltages in excess of the rating can permanently damage the device. Use a PROM programmer that supports 3.3 V programming voltage for Renesas Technology microcomputer device types with 64-kbyte on-chip flash memory.

Do not select the HN28F101 setting for the PROM programmer or 5.0 V setting for the programming voltage, and only use the specified socket adapter. Incorrect use will result in damaging the device.

**Powering on and off:** When applying or disconnecting  $V_{cc}$ , fix the  $\overline{RES}$  pin low and place the flash memory in the hardware protection state.

The power-on and power-off timing requirements should also be satisfied in the event of a power failure and subsequent recovery.

Use the recommended algorithm when programming and erasing flash memory: The recommended algorithm enables programming and erasing to be carried out without subjecting the device to voltage stress or sacrificing program data reliability. When setting the P or E bit in FLMCR1, the watchdog timer should be set beforehand as a precaution against program runaway, etc.



Do not set or clear the SWE bit during program execution in flash memory. Wait for at least 100 µs after clearing the SWE bit before executing a program or reading data in flash memory. When the SWE bit is set, data in flash memory can be rewritten, but when SWE = 1 the flash memory can only be read in program-verify or erase-verify mode. Flash memory should only be accessed for verify operations (verification during programming/erasing). Do not clear the SWE bit during a program, erase, or verify operation.

**Do not use interrupts while flash memory is being programmed or erased:** All interrupt requests, including NMI, should be disabled when programming and erasing flash memory to give priority to program/erase operations.

**Do not perform additional programming. Erase the memory before reprogramming.** In onboard programming, perform only one programming operation on a 128-byte programming unit block. In writer mode, too, perform only one programming operation on a 128-byte programming unit block. Programming should be carried out with the entire programming unit block erased.

Before programming, check that the chip is correctly mounted in the PROM programmer. Overcurrent damage to the device can result if the index marks on the PROM programmer socket, socket adapter, and chip are not correctly aligned.

**Do not touch the socket adapter or chip during programming.** Touching either of these can cause contact faults and write errors.



# Section 23 Clock Pulse Generator

## 23.1 Overview

The H8S/2169 and H8S/2149 have a built-in clock pulse generator (CPG) that generates the system clock ( $\phi$ ), the bus master clock, and internal clocks.

The clock pulse generator consists of an oscillator circuit, a duty-cycle adjustment circuit, clock selection circuit, medium-speed clock divider, bus-master clock selection circuit, subclock input circuit, and waveform shaping circuit.

## 23.1.1 Block Diagram

Figure 23.1 is a block diagram of the clock pulse generator.




Figure 23.1 Block Diagram of Clock Pulse Generator

#### 23.1.2 Register Configuration

The clock pulse generator is controlled by the standby control register (SBYCR) and low-power control register (LPWRCR). Table 23.1 shows the register configuration.

Table 23.1 CPG Registers

Name	Abbreviation	R/W	Initial Value	Address*
Standby control register	SBYCR	R/W	H'00	H'FF84
Low-power control register	LPWRCR	R/W	H'00	H'FF85

Note: \* Lower 16 bits of the address.

# 23.2 Register Descriptions

## 23.2.1 Standby Control Register (SBYCR)

Bit	7	6	5	4	3	2	1	0
	SSBY	STS2	STS1	STS0	_	SCK2	SCK1	SCK0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W		R/W	R/W	R/W

SBYCR is an 8-bit readable/writable register that performs power-down mode control.

Only bits 0 to 2 are described here. For a description of the other bits, see section 24.2.1, Standby Control Register (SBYCR).

SBYCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 2 to 0—System Clock Select 2 to 0 (SCK2 to SCK0): These bits select the bus master clock for high-speed mode and medium-speed mode.

When operating the device after a transition to subactive mode or watch mode bits SCK2 to SCK0 should all be cleared to 0.

Bit 2	Bit 1	Bit 0		
SCK2	SCK1	SCK0	Description	
0	0	0	Bus master is in high-speed mode	(Initial value)
		1	Medium-speed clock is φ/2	
	1	0	Medium-speed clock is φ/4	
		1	Medium-speed clock is φ/8	
1	0	0	Medium-speed clock is φ/16	
		1	Medium-speed clock is φ/32	
	1	_	_	

# 23.2.2 Low-Power Control Register (LPWRCR)

Bit	7	6	5	4	3	2	1	0
	DTON	LSON	NESEL	EXCLE	_	_	_	_
Initial value	0	0	0	0	0	0	0	0
Read/Write (H8S/2169)	R/W	R/W	R/W	R/W	R/W	_	_	_
Read/Write (H8S/2149)	R/W	R/W	R/W	R/W	_	_	_	_

LPWRCR is an 8-bit readable/writable register that performs power-down mode control.

Only bit 4 is described here. For a description of the other bits, see section 24.2.2, Low-Power Control Register (LPWRCR).

LPWRCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 4—Subclock Input Enable (EXCLE): Controls subclock input from the EXCL pin.

Bit 4

EXCLE	Description	
0	Subclock input from EXCL pin is disabled	(Initial value)
1	Subclock input from EXCL pin is enabled	

#### 23.3 Oscillator

Clock pulses can be supplied by connecting a crystal resonator, or by input of an external clock.

#### **Connecting a Crystal Resonator** 23.3.1

Circuit Configuration: A crystal resonator can be connected as shown in the example in figure 23.2. Select the damping resistance R<sub>d</sub> according to table 23.2. An AT-cut parallel-resonance crystal should be used.




Figure 23.2 Connection of Crystal Resonator (Example)

**Table 23.2 Damping Resistance Value** 

Frequency (MHz)	2	4	8	10
$R_{d}(\Omega)$	1k	500	200	0

**Crystal resonator:** Figure 23.3 shows the equivalent circuit of the crystal resonator. Use a crystal resonator that has the characteristics shown in table 23.3 and the same frequency as the system clock (\$\phi\$).




Figure 23.3 Crystal Resonator Equivalent Circuit

**Table 23.3 Crystal Resonator Parameters** 

Frequency (MHz)	2	4	8	10
$R_s \max (\Omega)$	500	120	80	70
C <sub>o</sub> max (pF)	7	7	7	7

**Note on Board Design:** When a crystal resonator is connected, the following points should be noted.

Other signal lines should be routed away from the oscillator circuit to prevent induction from interfering with correct oscillation. See figure 23.4.

When designing the board, place the crystal resonator and its load capacitors as close as possible to the XTAL and EXTAL pins.




Figure 23.4 Example of Incorrect Board Design

# 23.3.2 External Clock Input

**Circuit Configuration:** An external clock signal can be input as shown in the examples in figure 23.5. If the XTAL pin is left open, make sure that stray capacitance is no more than 10 pF.

In example (b), make sure that the external clock is held high in standby mode, subactive mode, subsleep mode, and watch mode.




Figure 23.5 External Clock Input (Examples)



**External Clock:** The external clock signal should have the same frequency as the system clock  $(\phi)$ .

Table 23.4 and figure 23.6 show the input conditions for the external clock.

**Table 23.4 External Clock Input Conditions** 

		$V_{cc} =$	2.7 to 3.6 V	'			
Item	Symbol	Min	Max	Unit	Test Conditions		
External clock input low pulse width	t <sub>EXL</sub>	40	_	ns	Figure 23.6		
External clock input high pulse width	t <sub>EXH</sub>	40	_	ns	<del></del>		
External clock rise time	t <sub>EXr</sub>	_	10	ns			
External clock fall time	t <sub>EXf</sub>	_	10	ns			
Clock low pulse width	t <sub>CL</sub>	0.4	0.6	t <sub>cyc</sub>	φ≥5 MHz	Figure 25.4	
		80	_	ns	φ < 5 MHz	_	
Clock high pulse width	t <sub>ch</sub>	0.4	0.6	t <sub>cyc</sub>	φ≥5 MHz	_	
		80	_	ns	φ < 5 MHz	_	




Figure 23.6 External Clock Input Timing

Table 23.5 shows the external clock output settling delay time, and figure 23.7 shows the external clock output settling delay timing. The oscillator and duty adjustment circuit have a function for adjusting the waveform of the external clock input at the EXTAL pin. When the prescribed clock signal is input at the EXTAL pin, internal clock signal output is fixed after the elapse of the external clock output settling delay time ( $t_{DEXT}$ ). As the clock signal output is not fixed during the  $t_{DEXT}$  period, the reset signal should be driven low to maintain the reset state.

Table 23.5 External Clock Output Settling Delay Time

Conditions:  $V_{cc} = 2.7 \text{ V}$  to 3.6 V,  $AV_{cc} = 2.7 \text{ V}$  to 3.6 V,  $V_{ss} = AV_{ss} = 0 \text{ V}$ 

Item	Symbol	Min	Max	Unit	Notes
External clock output settling delay time	t <sub>DEXT</sub> *	500	_	μs	Figure 23.7

Note: \*  $t_{DEXT}$  includes  $\overline{RES}$  pulse width  $(t_{RESW})$ .




Figure 23.7 External Clock Output Settling Delay Timing

# 23.4 Duty Adjustment Circuit

When the oscillator frequency is 5 MHz or higher, the duty adjustment circuit adjusts the duty cycle of the clock signal from the oscillator to generate the system clock ( $\phi$ ).

# 23.5 Medium-Speed Clock Divider

The medium-speed clock divider divides the system clock to generate  $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ ,  $\phi/16$ , and  $\phi/32$  clocks.

## 23.6 Bus Master Clock Selection Circuit

The bus master clock selection circuit selects the system clock ( $\phi$ ) or one of the medium-speed clocks ( $\phi$ /2,  $\phi$ /4,  $\phi$ /8,  $\phi$ /16, or  $\phi$ /32) to be supplied to the bus master, according to the settings of bits SCK2 to SCK0 in SBYCR.

# 23.7 Subclock Input Circuit

The subclock input circuit controls the subclock input from the EXCL pin.

**Inputting the Subclock:** When a subclock is used, a 32.768 kHz external clock should be input from the EXCL pin. In this case, clear bit P96DDR to 0 in P9DDR and set bit EXCLE to 1 in LPWRCR.

The subclock input conditions are shown in table 23.6 and figure 23.8.

**Table 23.6 Subclock Input Conditions** 

		,	$V_{cc} = 2.7 \text{ to}$	3.6 V		
Item	Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Subclock input low pulse width	t <sub>EXCLL</sub>	_	15.26	_	μs	Figure 23.8
Subclock input high pulse width	t <sub>EXCLH</sub>	_	15.26	_	μs	
Subclock input rise time	t <sub>EXCLr</sub>	_	_	10	ns	
Subclock input fall time	t <sub>EXCLf</sub>	_	_	10	ns	




Figure 23.8 Subclock Input Timing

When Subclock is not Needed: Do not enable subclock input when the subclock is not needed.

**Note on Subclock Usage:** In transiting to power-down mode, if at least two cycles of the 32-kHz clock are not input after the 32-kHz clock input is enabled (EXCLE = 1) until the SLEEP instruction is executed (power-down mode transition), the subclock input circuit is not initialized and an error may occur in the microcomputer.

Before power-down mode is entered with using the subclock, at least two cycle of the 32-kHz clock should be input after the 32-kHz clock input is enabled (EXCLE = 1).

As described in the hardware manual (clock pulse generator/subclock input circuit), when the subclock is not used, the subclock input should not be enabled (EXCLE = 0).

# 23.8 Subclock Waveform Shaping Circuit

To eliminate noise in the subclock input from the EXCL pin, this circuit samples the clock using a clock obtained by dividing the  $\phi$  clock. The sampling frequency is set with the NESEL bit in LPWRCR. For details, see section 24.2.2, Low-Power Control Register (LPWRCR). The clock is not sampled in subactive mode, subsleep mode, or watch mode.

# 23.9 Clock Selection Circuit

This circuit selects the system clock used in the MCU.

The clock signal generated in the EXTAL/XTAL oscillator is selected as a system clock, when the MCU is returned from high-speed mode, medium-speed mode, sleep mode, reset state, standby mode.

In sub-active mode, sub-sleep mode and watch mode, the sub-clock signal input from or EXCL pin is selected as a sytem clock. In these modes, modules, such as CPU, TMR0, TMR1, WDT0,

WDT1, and I/O ports, operate on  $\phi_{\text{SUB}}$  clock. In addition, the count clock and sampling clock are derived by frequency division from  $\phi_{\text{SUB}}$ .

Note: See figure 23.1.

# 23.10 X1 and X2 Pins

Leave the X1 and X2 pins open, as shown in figure 23.9.




Figure 23.9 X1 and X2 Pins

# Section 24 Power-Down State

## 24.1 Overview

In addition to the normal program execution state, the H8S/2169 or H8S/2149 has a power-down state in which operation of the CPU and oscillator is halted and power dissipation is reduced. Low-power operation can be achieved by individually controlling the CPU, on-chip supporting modules, and so on.

The H8S/2169 or H8S/2149 operating modes are as follows:

- 1. High-speed mode
- 2. Medium-speed mode
- 3. Subactive mode
- 4. Sleep mode
- 5. Subsleep mode
- Watch mode
- 7. Module stop mode
- 8. Software standby mode
- 9. Hardware standby mode

Of these, 2 to 9 are power-down modes. Sleep mode and subsleep mode are CPU modes, medium-speed mode is a CPU and bus master mode, subactive mode is a CPU, bus master, and on-chip supporting module mode, and module stop mode is an on-chip supporting module mode (including bus masters other than the CPU). Certain combinations of these modes can be set.

After a reset, the MCU is in high-speed mode and module stop mode (excluding the DTC).

Table 24.1 shows the internal chip states in each mode, and table 24.2 shows the conditions for transition to the various modes. Figure 24.1 shows a mode transition diagram.


**Table 24.1** The Chip's Internal States in Each Mode

Function		High- Speed	Medium- Speed	Sleep	Module Stop	Watch	Subactive	Subsleep		Hardware Standby
System clo oscillator	ck	Function- ing	Function- ing	Function- ing	Function- ing	Halted	Halted	Halted	Halted	Halted
Subclock in	nput	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Halted	Halted
CPU operation	Instruc- tions	Function- ing	Medium- speed	Halted	Function- ing	Halted	Subclock operation	Halted	Halted	Halted
	Registers	_		Retained	<del></del>	Retained		Retained	Retained	Undefined
External	NMI	Function-	Function-	Function-	Function-	Function-	Function-	Function-	Function-	Halted
interrupts	IRQ0	-ing	ing	ing	ing	ing	ing	ing	ing	
	IRQ1	_								
	IRQ2	_								
On-chip supporting module	DTC	Function- ing	Medium- speed	Function- ing	Function- ing/halted (retained)	Halted (retained)	Halted (retained)	Halted (retained)	Halted (retained)	Halted (reset)
operation	WDT1	Function- ing	Function- ing	Function- ing	Function- ing	Subclock operation	Subclock operation	Subclock operation	Halted (retained)	Halted (reset)
	WDT0	_				Halted	_			
	TMR0, 1	_			Function-	-(retained)				
	FRT	_			ing/halted (retained)		Halted	Halted	_	
	TMRX, Y	_			,	(retained	(retained)	(retained)		
	Timer connec- tion	_								
	IIC0	_								
	IIC1	_								
	HIF:LPC	=								
	SCI0	=			Function-	Halted	Halted	Halted	Halted	=
	SCI1	=			ing/halted (reset)	(reset)	(reset)	(reset)	(reset)	
	SCI2	_			(,					
	PWM	_								
	PWMX	_								
	HIF:XBS, PS2	_								
	D/A	_								
	A/D	_								
	RAM	Function- ing	Function- ing	Function- ing (DTC)	Function- ing	Retained	Function- ing	Retained	Retained	Retained
Note: "	I/O	Function- ing	Function- ing	Function- ing	Function- ing	Retained	Function- ing	Function- ing	Retained	High impedance

Note: "Halted (retained)" means that internal register values are retained. The internal state is "operation suspended."

"Halted (reset)" means that internal register values and internal states are initialized. In module stop mode, only modules for which a stop setting has been made are halted (reset or retained).





Notes: • When a transition is made between modes by means of an interrupt, transition cannot be made on interrupt source generation alone. Ensure that interrupt handling is performed after accepting the interrupt request.

- From any state except hardware standby mode, a transition to the reset state occurs whenever RES goes low.
- From any state, a transition to hardware standby mode occurs when STBY goes low.
- When a transition is made to watch mode or subactive mode, high-speed mode must be set.
- 1. NMI, IRQ0 to IRQ2, IRQ6, IRQ7, and WDT1 interrupts
- 2. NMI, IRQ0 to IRQ7, and WDT0 interrupts, WDT1 interrupt, TMR0 interrupt, TMR1 interrupt
- 3. All interrupts
- 4. NMI, IRQ0 to IRQ2, IRQ6, IRQ7

Figure 24.1 Mode Transitions

**Table 24.2 Power-Down Mode Transition Conditions** 

State before	а		I Bit State of Transit		State after Transition	State after Return	
Transition	SSBY	PSS	LSON	DTON	by SLEEP Instruction	by Interrupt	
High-speed/ medium-speed	0	*	0	*	Sleep	High-speed/ medium-speed	
	0	*	1	*	_	_	
	1	0	0	*	Software standby	High-speed/ medium-speed	
	1	0	1	*	_	_	
	1	1	0	0	Watch	High-speed	
	1	1	1	0	Watch	Subactive	
	1	1	0	1	_	_	
	1	1	1	1	Subactive	_	
Subactive	0	0	*	*	_	_	
	0	1	0	*	_	_	
	0	1	1	*	Subsleep	Subactive	
	1	0	*	*	_	_	
	1	1	0	0	Watch	High-speed	
	1	1	1	0	Watch	Subactive	
	1	1	0	1	High-speed	_	
	1	1	1	1	_	_	

Legend:

\*: Don't care

-: Do not set.



#### 24.1.1 Register Configuration

The power-down state is controlled by the SBYCR, LPWRCR, TCSR (WDT1), and MSTPCR registers. Table 24.3 summarizes these registers.

**Table 24.3 Power-Down State Registers** 

Name	Abbreviation	R/W	Initial Value	Address*1
Standby control register	SBYCR	R/W	H'00	H'FF84*2
Low-power control register	LPWRCR	R/W	H'00	H'FF85*2
Timer control/status register (WDT1)	TCSR	R/W	H'00	H'FFEA
Module stop control register	MSTPCRH	R/W	H'3F	H'FF86*2
	MSTPCRL	R/W	H'FF	H'FF87*2

Notes: 1. Lower 16 bits of the address.

A CPU access to some of the control registers in the power-down state is controlled by the FLSHE bit of the serial/timer control register (STCR).

# 24.2 Register Descriptions

# 24.2.1 Standby Control Register (SBYCR)

Bit	7	6	5	4	3	2	1	0
	SSBY	STS2	STS1	STS0	_	SCK2	SCK1	SCK0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	_	R/W	R/W	R/W

SBYCR is an 8-bit readable/writable register that performs power-down mode control.

SBYCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bit 7—Software Standby (SSBY):** Determines the operating mode, in combination with other control bits, when a power-down mode transition is made by executing a SLEEP instruction. The SSBY setting is not changed by a mode transition due to an interrupt, etc.

$\mathbf{r}$	:4	7
В	IT.	•

Dit 1	
SSBY	Description
0	Transition to sleep mode after execution of SLEEP instruction in high-speed mode or medium-speed mode (Initial value)
	Transition to subsleep mode after execution of SLEEP instruction in subactive mode
1	Transition to software standby mode, subactive mode, or watch mode after execution of SLEEP instruction in high-speed mode or medium-speed mode
	Transition to watch mode or high-speed mode after execution of SLEEP instruction in subactive mode

Bits 6 to 4—Standby Timer Select 2 to 0 (STS2 to STS0): These bits select the time the MCU waits for the clock to stabilize when software standby mode, watch mode, or subactive mode is cleared and a transition is made to high-speed mode or medium-speed mode by means of a specific interrupt or instruction. With crystal oscillation, refer to table 24.4 and make a selection according to the operating frequency so that the standby time is at least 8 ms (the oscillation settling time). With an external clock, any selection can be made.

Bit 6	Bit 5	Bit 4		
STS2	STS1	STS0	Description	
0	0	0	Standby time = 8192 states	(Initial value)
		1	Standby time = 16384 states	
	1	0	Standby time = 32768 states	
		1	Standby time = 65536 states	
1	0	0	Standby time = 131072 states	
		1	Standby time = 262144 states	
	1	0	Reserved	
		1	Standby time = 16 states*	

Note: \* This setting must not be used in the flash memory version.

Bit 3—Reserved: This bit cannot be modified and is always read as 0.

Bits 2 to 0—System Clock Select (SCK2 to SCK0): These bits select the clock for the bus master in high-speed mode and medium-speed mode. When operating the device after a transition to subactive mode or watch mode, bits SCK2 to SCK0 should all be cleared to 0.

Bit 2	Bit 1	Bit 0		
SCK2	SCK1	SCK0	Description	
0	0	0	Bus master is in high-speed mode	(Initial value)
		1	Medium-speed clock is φ/2	
	1	0	Medium-speed clock is φ/4	
		1	Medium-speed clock is φ/8	
1	0	0	Medium-speed clock is φ/16	
		1	Medium-speed clock is φ/32	
	1		_	

# 24.2.2 Low-Power Control Register (LPWRCR)

Bit	7	6	5	4	3	2	1	0	_
	DTON	LSON	NESEL	EXCLE	_	_	_	_	
Initial value	0	0	0	0	0	0	0	0	_
Read/Write	R/W	R/W	R/W	R/W	_	_	_		

LPWRCR is an 8-bit readable/writable register that performs power-down mode control.

LPWRCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bit 7—Direct-Transfer On Flag (DTON):** Specifies whether a direct transition is made between high-speed mode, medium-speed mode, and subactive mode when making a power-down transition by executing a SLEEP instruction. The operating mode to which the transition is made after SLEEP instruction execution is determined by a combination of other control bits.

Note:

Bit 6

Note:

or software standby mode

Bit 7	
DTON	Description
0	When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made to sleep mode, software standby mode, or watch mode*
	When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode or watch mode (Initial value)
1	When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made directly to subactive mode*, or a transition is made to sleep mod

to high-speed mode, or a transition is made to subsleep mode

When a transition is made to watch mode or subactive mode, high-speed mode must be set.

When a SLEEP instruction is executed in subactive mode, a transition is made directly

**Bit 6—Low-Speed On Flag (LSON):** Determines the operating mode in combination with other control bits when making a power-down transition by executing a SLEEP instruction. Also controls whether a transition is made to high-speed mode or to subactive mode when watch mode is cleared.

LSON	 Description					
0	When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made to sleep mode, software standby mode, or watch mode*					
	When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode, or directly to high-speed mode					
	After watch mode is cleared, a transition is made to high-speed mode (Initial value)					
1	When a SLEEP instruction is executed in high-speed mode a transition is made to watch mode or subactive mode*					
	When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode or watch mode					

Bit 5—Noise Elimination Sampling Frequency Select (NESEL): Selects the frequency at which the subclock  $(\phi_{SUB})$  input from the EXCL pin is sampled with the clock  $(\phi)$  generated by the system clock oscillator. When  $\phi = 5$  MHz or higher, clear this bit to 0.

When a transition is made to watch mode or subactive mode, high-speed mode must

After watch mode is cleared, a transition is made to subactive mode

be set.

#### Bit 5

NESEL	Description	
0	Sampling at φ divided by 32	(Initial value)
1	Sampling at φ divided by 4	

Bit 4—Subclock Input Enable (EXCLE): Controls subclock input from the EXCL pin.

#### Bit 4

EXCLE	Description	
0	Subclock input from EXCL pin is disabled	(Initial value)
1	Subclock input from EXCL pin is enabled	

Bit 3 (H8S/2149)—Reserved: These bits cannot be modified and are always read as 0.

Bit 3 (H8S/2169)—Reserved: Do not write 1 to this bit.

Bits 2 to 0—Reserved: These bits cannot be modified and are always read as 0.

## 24.2.3 Timer Control/Status Register (TCSR)

#### TCSR1

Bit	7	6	5	4 3		2	1	0
	OVF	WT/IT	TME	PSS	RST/NMI	CKS2	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: \* Only 0 can be written in bit 7, to clear the flag.

TCSR1 is an 8-bit readable/writable register that performs selection of the WDT1 TCNT input clock, mode, etc.

Only bit 4 is described here. For details of the other bits, see section 14.2.2, Timer Control/Status Register (TCSR).


TCSR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 4—Prescaler Select (PSS): Selects the WDT1 TCNT input clock. This bit also controls the operation in a power-down mode transition. The operating mode to which a transition is made after execution of a SLEEP instruction is determined in combination with other control bits. For details, see the description of Clock Select 2 to 0 in section 14.2.2, Timer Control/Status Register (TCSR).

Bit 4

PSS		
0		TCNT counts φ-based prescaler (PSM) divided clock pulses
		When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made to sleep mode or software standby mode (Initial value)
1		TCNT counts $\phi_{\text{\tiny SUB}}$ -based prescaler (PSS) divided clock pulses
		When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made to sleep mode, watch mode*, or subactive mode*
		When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode, watch mode, or high-speed mode
Note:	*	When a transition is made to watch mode or subactive mode, high-speed mode must be set.

#### 24.2.4 **Module Stop Control Register (MSTPCR)**



MSTPCR comprises two 8-bit readable/writable registers that perform module stop mode control.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not initialized in software standby mode.



MSTPCRH and MSTPCRL Bits 7 to 0—Module Stop (MSTP 15 to MSTP 0): These bits specify module stop mode. See table 24.4 for the method of selecting on-chip supporting modules.

## MSTPCRH, MSTPCRL Bits 7 to 0

MSTP15 to MSTP0	Description	
0	Module stop mode is cleared	(Initial value of MSTP15, MSTP14)
1	Module stop mode is set	(Initial value of MSTP13 to MSTP0)

# 24.3 Medium-Speed Mode

When the SCK2 to SCK0 bits in SBYCR are set to 1 in high-speed mode, the operating mode changes to medium-speed mode at the end of the bus cycle. In medium-speed mode, the CPU operates on the operating clock ( $\phi$ /2,  $\phi$ /4,  $\phi$ /8,  $\phi$ /16, or  $\phi$ /32) specified by the SCK2 to SCK0 bits. The bus master other than the CPU (the DTC) also operates in medium-speed mode. On-chip supporting modules other than the bus masters always operate on the high-speed clock ( $\phi$ ).

In medium-speed mode, a bus access is executed in the specified number of states with respect to the bus master operating clock. For example, if  $\phi/4$  is selected as the operating clock, on-chip memory is accessed in 4 states, and internal I/O registers in 8 states.

Medium-speed mode is cleared by clearing all of bits SCK2 to SCK0 to 0. A transition is made to high-speed mode and medium-speed mode is cleared at the end of the current bus cycle.

If a SLEEP instruction is executed when the SSBY bit in SBYCR and the LSON bit in LPWRCR are cleared to 0, a transition is made to sleep mode. When sleep mode is cleared by an interrupt, medium-speed mode is restored.

If a SLEEP instruction is executed when the SSBY bit in SBYCR is set to 1, and the LSON bit in LPWRCR and the PSS bit in TCSR (WDT1) are both cleared to 0, a transition is made to software standby mode. When software standby mode is cleared by an external interrupt, medium-speed mode is restored.

When the  $\overline{RES}$  pin is driven low, a transition is made to the reset state, and medium-speed mode is cleared. The same applies in the case of a reset caused by overflow of the watchdog timer.

When the STBY pin is driven low, a transition is made to hardware standby mode.

Figure 24.2 shows the timing for transition to and clearance of medium-speed mode.




Figure 24.2 Medium-Speed Mode Transition and Clearance Timing

# 24.4 Sleep Mode

#### 24.4.1 Sleep Mode

If a SLEEP instruction is executed when the SSBY bit in SBYCR and the LSON bit in LPWRCR are both cleared to 0, the CPU enters sleep mode. In sleep mode, CPU operation stops but the contents of the CPU's internal registers are retained. Other supporting modules do not stop.

# 24.4.2 Clearing Sleep Mode

Sleep mode is cleared by any interrupt, or with the  $\overline{RES}$  pin or  $\overline{STBY}$  pin.

**Clearing with an Interrupt:** When an interrupt request signal is input, sleep mode is cleared and interrupt exception handling is started. Sleep mode will not be cleared if interrupts are disabled, or if interrupts other than NMI have been masked by the CPU.

Clearing with the  $\overline{RES}$  Pin: When the  $\overline{RES}$  pin is driven low, the reset state is entered. When the  $\overline{RES}$  pin is driven high after the prescribed reset input period, the CPU begins reset exception handling.

Clearing with the  $\overline{STBY}$  Pin: When the  $\overline{STBY}$  pin is driven low, a transition is made to hardware standby mode.

# 24.5 Module Stop Mode

## 24.5.1 Module Stop Mode

Module stop mode can be set for individual on-chip supporting modules.

When the corresponding MSTP bit in MSTPCR is set to 1, module operation stops at the end of the bus cycle and a transition is made to module stop mode. The CPU continues operating independently.

Table 24.4 shows MSTP bits and the corresponding on-chip supporting modules.

When the corresponding MSTP bit is cleared to 0, module stop mode is cleared and the module starts operating again at the end of the bus cycle. In module stop mode, the internal states of modules other than the SCI, A/D converter, 8-bit PWM module, and 14-bit PWM module, are retained.

After reset release, all modules other than the DTC are in module stop mode.

When an on-chip supporting module is in module stop mode, read/write access to its registers is disabled.

Table 24.4 MSTP Bits and Corresponding On-Chip Supporting Modules

Register	Bit	Module				
MSTPCRH	MSTP15*	_				
	MSTP14	Data transfer controller (DTC)				
	MSTP13	16-bit free-running timer (FRT)				
	MSTP12	8-bit timers (TMR0, TMR1)				
	MSTP11	8-bit PWM timer (PWM), 14-bit PWM timer (PWMX)				
	MSTP10	D/A converter				
	MSTP9	A/D converter				
	MSTP8	8-bit timers (TMRX, TMRY), timer connection				
MSTPCRL	MSTP7	Serial communication interface 0 (SCI0)				
	MSTP6	Serial communication interface 1 (SCI1)				
	MSTP5	Serial communication interface 2 (SCI2)				
	MSTP4	I <sup>2</sup> C bus interface (IIC) channel 0				
	MSTP3	I <sup>2</sup> C bus interface (IIC) channel 1				
	MSTP2	Host interface (HIF:XBS), keyboard matrix interrupt mask register (KMIMR), keyboard matrix interrupt mask register A (KMIMRA), port 6 MOS pull-up control register (KMPCR), keyboard buffer controller (PS2)				
	MSTP1	_				
	MSTP0	Host interface (HIF: LPC), wakeup event interrupt mask register B (WUEMRB)				

Notes: Bit 1 can be read or written to, but do not affect operation.

Bit 15 must not be set to 1.

#### 24.5.2 **Usage Note**

If there is conflict between DTC module stop mode setting and a DTC bus request, the bus request has priority and the MSTP bit will not be set to 1.

Write 1 to the MSTP bit again after the DTC bus cycle.

# 24.6 Software Standby Mode

## 24.6.1 Software Standby Mode

If a SLEEP instruction is executed when the SSBY bit in SBYCR is set to 1, the LSON bit in LPWRCR is cleared to 0, and the PSS bit in TCSR (WDT1) is cleared to 0, software standby mode is entered. In this mode, the CPU, on-chip supporting modules, and oscillator all stop. However, the contents of the CPU's internal registers, RAM data, and the states of on-chip supporting modules other than the SCI, PWM, and PWMX, and of the I/O ports, are retained.

In this mode the oscillator stops, and therefore power dissipation is significantly reduced.

#### 24.6.2 Clearing Software Standby Mode

Software standby mode is cleared by an external interrupt (NMI pin, or pin  $\overline{IRQ0}$  to  $\overline{IRQ2}$ ,  $\overline{IRQ6}$ , or  $\overline{IRQ7}$ ), or by means of the  $\overline{RES}$  pin or  $\overline{STBY}$  pin.

Clearing with an Interrupt: When an NMI, IRQ0 to IRQ2, IRQ6, or IRQ7 interrupt request signal is input, clock oscillation starts, and after the elapse of the time set in bits STS2 to STS0 in SYSCR, stable clocks are supplied to the entire chip, software standby mode is cleared, and interrupt exception handling is started.

Software standby mode cannot be cleared with an IRQ0 to IRQ2, IRQ6, or IRQ7 interrupt if the corresponding enable bit has been cleared to 0 or has been masked by the CPU.

Clearing with the  $\overline{RES}$  Pin: When the  $\overline{RES}$  pin is driven low, clock oscillation is started. At the same time as clock oscillation starts, clocks are supplied to the entire chip. Note that the  $\overline{RES}$  pin must be held low until clock oscillation stabilizes. When the  $\overline{RES}$  pin goes high, the CPU begins reset exception handling.

Clearing with the  $\overline{STBY}$  Pin: When the  $\overline{STBY}$  pin is driven low, a transition is made to hardware standby mode.

### 24.6.3 Setting Oscillation Settling Time after Clearing Software Standby Mode

Bits STS2 to STS0 in SBYCR should be set as described below.

**Using a Crystal Oscillator:** Set bits STS2 to STS0 so that the standby time is at least 8 ms (the oscillation settling time).

Table 24.5 shows the standby times for different operating frequencies and settings of bits STS2 to STS0.

**Table 24.5 Oscillation Settling Time Settings** 

STS2	STS1	STS0	Standby Time	10 MHz	8 MHz	6 MHz	4 MHz	2 MHz	Unit
0	0	0	8192 states	0.8	1.0	1.3	2.0	4.1	ms
		1	16384 states	1.6	2.0	2.7	4.1	8.2	
	1	0	32768 states	3.3	4.1	5.5	8.2	16.4	<del></del>
		1	65536 states	6.6	8.2	10.9	16.4	32.8	<del></del>
1	0	0	131072 states	13.1	16.4	21.8	32.8	65.5	
		1	262144 states	26.2	32.8	43.6	65.6	131.2	<del></del>
	1	0	Reserved	_	_	_	_	_	
		1	16 states*	1.6	2.0	2.7	4.0	8.0	μs

: Recommended time setting

Note: \* The maximum operating frequency for the H8S/2169 and H8S/2149 is 10 MHz.

This setting must not be used in the flash memory version.

**Using an External Clock:** Any value can be set. Normally, use of the minimum time is recommended.

# 24.6.4 Software Standby Mode Application Example

Figure 24.3 shows an example in which a transition is made to software standby mode at the falling edge on the NMI pin, and software standby mode is cleared at the rising edge on the NMI pin.

In this example, an NMI interrupt is accepted with the NMIEG bit in SYSCR cleared to 0 (falling edge specification), then the NMIEG bit is set to 1 (rising edge specification), the SSBY bit is set to 1, and a SLEEP instruction is executed, causing a transition to software standby mode.

Software standby mode is then cleared at the rising edge on the NMI pin.




Figure 24.3 Software Standby Mode Application Example

# 24.6.5 Usage Note

In software standby mode, I/O port states are retained. Therefore, there is no reduction in current dissipation for the output current when a high-level signal is output.

Current dissipation increases while waiting for oscillation to settle.

# 24.7 Hardware Standby Mode

## 24.7.1 Hardware Standby Mode

When the STBY pin is driven low, a transition is made to hardware standby mode from any mode.

In hardware standby mode, all functions enter the reset state and stop operation, resulting in a significant reduction in power dissipation. As long as the prescribed voltage is supplied, on-chip RAM data is retained. I/O ports are set to the high-impedance state.

In order to retain on-chip RAM data, the RAME bit in SYSCR should be cleared to 0 before driving the  $\overline{STBY}$  pin low.

Do not change the state of the mode pins (MD1 and MD0) while the chip is in hardware standby mode.

Hardware standby mode is cleared by means of the  $\overline{STBY}$  pin and the  $\overline{RES}$  pin. When the  $\overline{STBY}$  pin is driven high while the  $\overline{RES}$  pin is low, the reset state is set and clock oscillation is started. Ensure that the  $\overline{RES}$  pin is held low until the clock oscillation settles (at least 8 ms—the oscillation settling time—when using a crystal oscillator). When the  $\overline{RES}$  pin is subsequently driven high, a transition is made to the program execution state via the reset exception handling state.



## 24.7.2 Hardware Standby Mode Timing

Figure 24.4 shows an example of hardware standby mode timing.

When the  $\overline{STBY}$  pin is driven low after the  $\overline{RES}$  pin has been driven low, a transition is made to hardware standby mode. Hardware standby mode is cleared by driving the  $\overline{STBY}$  pin high, waiting for the oscillation settling time, then changing the  $\overline{RES}$  pin from low to high.




Figure 24.4 Hardware Standby Mode Timing

### 24.8 Watch Mode

### 24.8.1 Watch Mode

If a SLEEP instruction is executed in high-speed mode or subactive mode when the SSBY in SBYCR is set to 1, the DTON bit in LPWRCR is cleared to 0, and the PSS bit in TCSR (WDT1) is set to 1, the CPU makes a transition to watch mode.

In this mode, the CPU and all on-chip supporting modules except WDT1 stop. As long as the prescribed voltage is supplied, the contents of some of the CPU's internal registers and on-chip RAM are retained, and I/O ports retain their states prior to the transition.

### 24.8.2 Clearing Watch Mode

Watch mode is cleared by an interrupt (WOVI1 interrupt, NMI pin, or pin  $\overline{IRQ0}$  to  $\overline{IRQ2}$ ,  $\overline{IRQ6}$ , or  $\overline{IRQ7}$ ), or by means of the  $\overline{RES}$  pin or  $\overline{STBY}$  pin.

Clearing with an Interrupt: When an interrupt request signal is input, watch mode is cleared and a transition is made to high-speed mode or medium-speed mode if the LSON bit in LPWRCR is cleared to 0, or to subactive mode if the LSON bit is set to 1. When making a transition to high-speed mode, after the elapse of the time set in bits STS2 to STS0 in SBYCR, stable clocks are supplied to the entire chip, and interrupt exception handling is started.

Watch mode cannot be cleared with an IRQ0 to IRQ2, IRQ6, or IRQ7 interrupt if the corresponding enable bit has been cleared to 0, or with an on-chip supporting module interrupt if acceptance of the relevant interrupt has been disabled by the interrupt enable register or masked by the CPU.

See section 24.6.3, Setting Oscillation Settling Time after Clearing Software Standby Mode, for the oscillation settling time setting when making a transition from watch mode to high-speed mode.

Clearing with the  $\overline{RES}$  Pin: See "Clearing with the  $\overline{RES}$  Pin" in section 24.6.2, Clearing Software Standby Mode.

**Clearing with the STBY Pin:** When the STBY pin is driven low, a transition is made to hardware standby mode.



## 24.9 Subsleep Mode

## 24.9.1 Subsleep Mode

If a SLEEP instruction is executed in subactive mode when the SSBY in SBYCR is cleared to 0, the LSON bit in LPWRCR is set to 1, and the PSS bit in TCSR (WDT1) is set to 1, the CPU makes a transition to subsleep mode.

In this mode, the CPU and all on-chip supporting modules except TMR0, TMR1, WDT0, and WDT1 stop. As long as the prescribed voltage is supplied, the contents of some of the CPU's internal registers and on-chip RAM are retained, and I/O ports retain their states prior to the transition.

### 24.9.2 Clearing Subsleep Mode

Subsleep mode is cleared by an interrupt (on-chip supporting module interrupt, NMI pin, or pin  $\overline{IRQ0}$  to  $\overline{IRQ7}$ ), or by means of the  $\overline{RES}$  pin or  $\overline{STBY}$  pin.

Clearing with an Interrupt: When an interrupt request signal is input, subsleep mode is cleared and interrupt exception handling is started. Subsleep mode cannot be cleared with an IRQ0 to IRQ7 interrupt if the corresponding enable bit has been cleared to 0, or with an on-chip supporting module interrupt if acceptance of the relevant interrupt has been disabled by the interrupt enable register or masked by the CPU.

**Clearing with the RES Pin:** See "Clearing with the RES Pin" in section 24.6.2, Clearing Software Standby Mode.

Clearing with the STBY Pin: When the STBY pin is driven low, a transition is made to hardware standby mode

### 24.10 Subactive Mode

### 24.10.1 Subactive Mode

If a SLEEP instruction is executed in high-speed mode when the SSBY bit in SBYCR, the DTON bit in LPWRCR, and the PSS bit in TCSR (WDT1) are all set to 1, the CPU makes a transition to subactive mode. When an interrupt is generated in watch mode, if the LSON bit in LPWRCR is set to 1, a transition is made to subactive mode. When an interrupt is generated in subsleep mode, a transition is made to subactive mode.

In subactive mode, the CPU performs sequential program execution at low speed on the subclock. In this mode, all on-chip supporting modules except TMR0, TMR1, WDT0, and WDT1 stop.

When operating the device in subactive mode, bits SCK2 to SCK0 in SBYCR must all be cleared to 0.

## 24.10.2 Clearing Subactive Mode

Subsleep mode is cleared by a SLEEP instruction, or by means of the  $\overline{RES}$  pin or  $\overline{STBY}$  pin.

Clearing with a SLEEP Instruction: When a SLEEP instruction is executed while the SSBY bit in SBYCR is set to 1, the DTON bit in LPWRCR is cleared to 0, and the PSS bit in TCSR (WDT1) is set to 1, subactive mode is cleared and a transition is made to watch mode. When a SLEEP instruction is executed while the SSBY bit in SBYCR is cleared to 0, the LSON bit in LPWRCR is set to 1, and the PSS bit in TCSR (WDT1) is set to 1, a transition is made to subsleep mode. When a SLEEP instruction is executed while the SSBY bit in SBYCR is set to 1, the DTON bit is set to 1 and the LSON bit is cleared to 0 in LPWRCR, and the PSS bit in TCSR (WDT1) is set to 1, a transition is made directly to high-speed mode.

Fort details of direct transition, see section 24.11, Direct Transition.

Clearing with the  $\overline{RES}$  Pin: See "Clearing with the  $\overline{RES}$  Pin" in section 24.6.2, Clearing Software Standby Mode.

Clearing with the  $\overline{STBY}$  Pin: When the  $\overline{STBY}$  pin is driven low, a transition is made to hardware standby mode



## 24.11 Direct Transition

### 24.11.1 Overview of Direct Transition

There are three operating modes in which the CPU executes programs: high-speed mode, medium-speed mode, and subactive mode. A transition between high-speed mode and subactive mode without halting the program is called a direct transition. A direct transition can be carried out by setting the DTON bit in LPWRCR to 1 and executing a SLEEP instruction. After the transition, direct transition interrupt exception handling is started.

**Direct Transition from High-Speed Mode to Subactive Mode:** If a SLEEP instruction is executed in high-speed mode while the SSBY bit in SBYCR, the LSON bit and DTON bit in LPWRCR, and the PSS bit in TSCR (WDT1) are all set to 1, a transition is made to subactive mode.

**Direct Transition from Subactive Mode to High-Speed Mode:** If a SLEEP instruction is executed in subactive mode while the SSBY bit in SBYCR is set to 1, the LSON bit is cleared to 0 and the DTON bit is set to 1 in LPWRCR, and the PSS bit in TSCR (WDT1) is set to 1, after the elapse of the time set in bits STS2 to STS0 in SBYCR, a transition is made to directly to high-speed mode.

## 24.12 Usage Notes

## 24.12.1 On-Chip Peripheral Module Interrupt

Subactive Mode/Watch Mode

On-chip peripheral modules (DTC, FRT, TMRX, TMRY, Timer Connection, IIC) that stop operation in subactive mode cannot clear interrupts in subactive mode. Therefore, if subactive mode is entered when an interrupt is requested, CPU interrupt factors cannot be cleared.

Interrupts should therefore before executing the SLEEP instruction and entering subactive or watch mode

### 24.12.2 Entering Subactive/Watch Mode and DTC Module Stop

To enter subactive or watch mode, set DTC to module stop (write 1 to the MSTP14 bit) and reading the MSTP14 bit as 1 before transiting mode. After transiting from subactive mode to active mode, clear module stop.

When DTC activation factor occurs in subactive mode, DTC is activated when module stop is cleared after active mode is entered.



# Section 25 Electrical Characteristics

# 25.1 Absolute Maximum Ratings

Table 25.1 lists the absolute maximum ratings.

**Table 25.1 Absolute Maximum Ratings** 

Item	Symbol	Value	Unit
Power supply voltage	V <sub>cc</sub> , V <sub>cl</sub>	-0.3 to +4.3	V
I/O buffer power supply voltage	V <sub>cc</sub> B	-0.3 to +7.0	V
Input voltage (except ports 6, 7, and A) (include ports C and D for H8S/2169)	V <sub>in</sub>	-0.3 to V <sub>cc</sub> +0.3	V
Input voltage (CIN input not selected for port 6)	$V_{in}$	$-0.3$ to $V_{cc}$ +0.3	V
Input voltage (CIN input not selected for port A) (include ports E to G for H8S/2169)	V <sub>in</sub>	-0.3 to V <sub>cc</sub> B +0.3	V
Input voltage (CIN input selected for port 6)	V <sub>in</sub>	$-0.3$ V to lower of voltages $V_{cc}$ + 0.3 and $AV_{cc}$ + 0.3	V
Input voltage (CIN input selected for port A)	V <sub>in</sub>	$-0.3$ V to lower of voltages $V_{cc}B + 0.3$ and $AV_{cc} + 0.3$	V
Input voltage (port 7)	$V_{in}$	-0.3 to AV <sub>cc</sub> + 0.3	V
Reference supply voltage	$AV_{ref}$	-0.3 to AV <sub>cc</sub> + 0.3	V
Analog power supply voltage	AV <sub>cc</sub>	-0.3 to +4.3	V
Analog input voltage	$V_{AN}$	-0.3 to AV <sub>cc</sub> +0.3	V
Operating temperature	$T_{opr}$	–20 to +75	°C
Operating temperature (flash memory programming/erasing)	$T_{opr}$	-20 to +75	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C

Caution: Permanent damage to the chip may result if absolute maximum ratings are exceeded.

Ensure so that the impressed voltage does not exceed 4.3 V for pins for which the maximum rating is determined by the voltage on the V<sub>cc</sub>, AV<sub>cc</sub>, and V<sub>cl</sub> pins, or 7.0 V for pins for which the maximum rating is determined by V<sub>cc</sub>B.

# 25.2 DC Characteristics

Table 25.2 lists the DC characteristics. Permitted output current values and bus drive characteristics are shown in tables 25.3 and 25.4, respectively.

Table 25.2 DC Characteristics

$$\begin{array}{ll} \text{Conditions:} & V_{_{CC}} = 2.7 \text{ V to } 3.6 \text{ V}^{*_{11}}, V_{_{CC}} B = 2.7 \text{ V to } 5.5 \text{ V, } AV_{_{CC}}^{\quad *_{1}} = 2.7 \text{ V to } 3.6 \text{ V,} \\ & AV_{_{ref}}^{\quad *_{1}} = 2.7 \text{ V to } AV_{_{CC}}, V_{_{SS}} = AV_{_{SS}}^{\quad *_{1}} = 0 \text{ V, } T_{_{a}} = -20 \text{ to } +75 ^{\circ}\text{C} \\ \end{array}$$

Item			Symbol	Min	Тур	Max	Unit	Test Conditions	
	P67 to P60*2*6, KIN15 to KIN8*7,	(1)*8	V <sub>T</sub> -	$V_{cc} \times 0.2$ $V_{cc}B \times 0.2$	_	_	V		
voltage	IRQ2 to IRQ0*3, IRQ5 to IRQ3		V <sub>T</sub> <sup>+</sup>	_	_	$V_{cc} \times 0.7$ $V_{cc} B \times 0.7$	V	_	
			$V_T^+ - V_T^-$	$V_{cc} \times 0.05$ $V_{cc} B \times 0.05$	_	_	V	_	
Schmitt			V <sub>T</sub>	$V_{cc} \times 0.2$	_	_	V		
trigger input (KWUL = 00 voltage (in level	(KWUL = 00)		V <sub>T</sub> <sup>+</sup>	_	_	$V_{cc} \times 0.7$	<del></del>		
			$V_{\scriptscriptstyle T}^{\scriptscriptstyle +} - V_{\scriptscriptstyle T}^{\scriptscriptstyle -}$	$V_{cc} \times 0.05$	_	_	<del></del>		
switching)*6				$V_{T}^{-}$	$V_{cc} \times 0.3$	_	_		
(KVVUL = 01)	(KWUL = 01)		$V_{T}^{}^{T}}$	_	_	$V_{cc} \times 0.7$	_		
		_	$V_{\scriptscriptstyle T}^{\; \scriptscriptstyle +} - V_{\scriptscriptstyle T}^{\; \scriptscriptstyle -}$	$V_{cc} \times 0.05$	_	_	_		
	P67 to P60		$V_{T}^{-}$	$V_{cc} \times 0.4$	_	_	_		
	(KWUL = 10)		$V_{T}^{}^{T}}$	_	_	$V_{cc} \times 0.8$	_		
		_	_	$V_{\scriptscriptstyle T}^{} - V_{\scriptscriptstyle T}^{}$	$V_{cc} \times 0.03$	_	_	_	
	P67 to P60		$V_{\scriptscriptstyle T}^{-}$	$V_{cc} \times 0.45$	_	_	_		
	(KWUL = 11)		$V_{T}^{}^{T}}$	_	_	$V_{cc} \times 0.9$	_		
			$V_{\scriptscriptstyle T}^{^+} - V_{\scriptscriptstyle T}^{^-}$	0.05	_	_			
Input high voltage	RES, STBY, NMI, MD1, MD0	(2)	$V_{_{\mathrm{IH}}}$	$V_{cc} \times 0.9$	_	V <sub>cc</sub> +0.3	V		
	EXTAL			$V_{cc} \times 0.7$	_	V <sub>cc</sub> +0.3	V	_	
	PA7 to PA0*7 (include ports E to G for H8S/2169)			V <sub>cc</sub> B × 0.7	_	V <sub>cc</sub> B + 0.3	V		

Item			Symbol	Min	Тур	Max	Unit	Test Conditions
Input high	Port 7	(2)	V <sub>IH</sub>	$V_{cc} \times 0.7$	_	AV <sub>cc</sub> +0.3	V	
voltage	Input pins except (1) and (2) above (include ports C and D for H8S/2169)			$V_{cc} \times 0.7$	_	V <sub>cc</sub> +0.3	V	_
Input low voltage	RES, STBY, MD1, MD0	(3)	$V_{\text{IL}}$	-0.3	_	$V_{cc} \times 0.1$	V	
	PA7 to PA0 (include ports			-0.3	_	$V_{cc}B \times 0.2$	V	V <sub>CC</sub> B = 2.7 V to 4.0 V
	E to G for H8S/2169)			-0.3	_	0.8	V	$V_{cc}B = 4.0 \text{ V}$ to 5.5 V
	NMI, EXTAL, input pins except and (3) above (include ports C a for H8S/2169)		_	-0.3	_	$V_{cc} \times 0.2$	V	V <sub>cc</sub> = 2.7 V to 3.6 V
Output high voltage	All output pins (except P97,	$V_{OH}$	$V_{cc} - 0.5$ $V_{cc}B - 0.5$	_	_	V	$I_{OH} = -200 \mu A$	
and P52*4)*5*8 (include ports C to G*8 for H8S/2169)				$V_{cc} - 1.0$ $V_{cc}B - 1.0$	_	_	V	$I_{OH} = -1 \text{ mA},$ $(V_{CC} = 2.7 \text{ V})$ to 3.6 V, $V_{CC}B = 2.7 \text{ V}$ to 4.5 V)
	P97, P52*4		_	0.5	_	_	V	$I_{OH} = -200 \mu A$
Output low voltage	All output pins (except RESO)*5 (include ports C to for H8S/2169)	o G*8	V <sub>OL</sub>	_	_	0.4	V	I <sub>oL</sub> = 1.6 mA
	Ports 1 to 3		_	_	_	1.0	V	I <sub>OL</sub> = 5 mA
	RESO		_	_	_	0.4	V	I <sub>OL</sub> = 1.6 mA
Input	RES		I <sub>in</sub>	_	_	10.0	μΑ	$V_{in} = 0.5 \text{ to}$
leakage current	STBY, NMI, MD1, MD0		_	_	_	1.0	μA	<sup>-</sup> V <sub>cc</sub> – 0.5 V
	Port 7		_	_	_	1.0	μΑ	$V_{in} = 0.5 \text{ to} $ $AV_{cc} - 0.5 \text{ V}$

Item			Symbol	Min	Тур	Max	Unit	Test Conditions
Three-state leakage current (off state)	Ports 1 to 6 Ports 8, 9, A**, B (include ports C to G** for H8S/2169)		I	_	_	1.0	μΑ	$V_{in} = 0.5 \text{ to}$ $V_{cc} - 0.5 \text{ V},$ $V_{in} = 0.5 \text{ to}$ $V_{cc}B - 0.5 \text{ V}$
Input	Ports 1 to 3	-I <sub>P</sub> 5	5	_	150	μA	$V_{in} = 0 V$ ,	
pull-up MOS current	Ports 6 (P6PUE = 0), B			30	_	300	μΑ	$^{-}V_{cc} = 2.7 \text{ V}$ to 3.6 V, $_{-}V_{cc}B = 2.7 \text{ V}$
	Ports A*8 (include ports C to G*8 for H8S/2169)		_	30	-	600	μA	to 5.5 V
	Port 6 (P6PUE = 1)		_	3	_	100	μΑ	_
Input capacitance	RES	(4) C <sub>in</sub> -	_	_	80	pF	$V_{in} = 0 V,$ f = 1 MHz,	
	NMI		_	_	50	pF	$T_a = 25^{\circ}C$	
	P52, P97, P42, P86, PA7 to PA2	-		_	_	20	pF	_
	Input pins except above (include ports C to G for H8S/2169)	(4)	_	_	_	15	pF	_
Current dissipation*9	Normal operation		I <sub>cc</sub>	_	30	40	mA	f = 10 MHz
	Sleep mode		=	_	20	32	mA	f = 10 MHz
	Standby mode*10		_	_	1	5.0	μA	T <sub>a</sub> ≤ 50°C
				_	_	20.0	μA	50°C < T <sub>a</sub>
Analog power	During A/D, D/A conversion		Al <sub>cc</sub>	_	1.2	2.0	mA	
supply current	Idle		_	_	0.01	5.0	μΑ	$AV_{cc} = 2.0 \text{ V}$ to 3.6 V

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Reference power supply current	During A/D conversion	$Al_{ref}$	_	0.5	1.0	mA	
	During A/D, D/A conversion		_	2.0	5.0	mA	_
	Idle		_	0.01	5.0	μΑ	$AV_{ref} = 2.0 \text{ V}$ to $AV_{CC}$
Analog pow	er supply voltage*1	AV <sub>cc</sub>	2.7		3.6	V	Operating
			2.0	_	3.6	V	Idle/ not used
RAM stand	oy voltage	$V_{\scriptscriptstyle{RAM}}$	2.0		_	V	

Notes: 1. Do not leave the AV<sub>cc</sub>, AV<sub>ref</sub>, and AV<sub>ss</sub> pins open even if the A/D converter and D/A converter are not used.

Even if the A/D converter and D/A converter are not used, apply a value in the range 2.0 V to 3.6 V to AV $_{cc}$  and AV $_{ref}$  pins by connection to the power supply (V $_{cc}$ ), or some other method. Ensure that AV $_{ref} \le \text{AV}_{cc}$ .

- 2. P67 to P60 include supporting module inputs multiplexed on those pins.
- 3. IRQ2 includes the ADTRG signal multiplexed on that pin.
- 4. P52/SCK0/SCL0 and P97/SDA0 are NMOS push-pull outputs.

An external pull-up resistor is necessary to provide high-level output from SCL0 and SDA0 (ICE = 1).

P52/SCK0 and P97 (ICE = 0) high levels are driven by NMOS.

When the SCK0 pin is used as an output, external pull-up register must be connected in order to output high level.

- 5. When IICS = 0, ICE = 0, and KBIOE = 0. Low-level output when the bus drive function is selected is determined separately.
- 6. The upper limit of the port 6 applied voltage is  $V_{cc}$  + 0.3 V when CIN input is not selected, and the lower of  $V_{cc}$  + 0.3 V and  $AV_{cc}$  + 0.3 V when CIN input is selected. When a pin is in output mode, the output voltage is equivalent to the applied voltage.
- 7. The upper limit of the port A applied voltage is  $V_{cc}B + 0.3 \text{ V}$  when CIN input is not selected, and the lower of  $V_{cc}B + 0.3 \text{ V}$  and  $AV_{cc} + 0.3 \text{ V}$  when CIN input is selected. When a pin is in output mode, the output voltage is equivalent to the applied voltage.
- 8. The port A characteristics depend on  $V_{cc}B$ , and the other pins characteristics depend on  $V_{cc}$ . On the H8S/2169, the characteristics of ports E, F, and G depend on  $V_{cc}B$ , and the characteristics of ports C and D depend on  $V_{cc}$ .
- 9. Current dissipation values are for  $V_{IH}$  min =  $V_{CC} 0.2 \text{ V}$ ,  $V_{CC}B 0.2 \text{ V}$ , and  $V_{IL}$  max = 0.2 V with all output pins unloaded and the on-chip pull-up MOSs in the off state.
- 10. The values are for  $V_{RAM} \le V_{CC} < 2.7 \text{ V}$ ,  $V_{IH} \min = V_{CC} 0.2 \text{ V}$ ,  $V_{CC}B 0.2 \text{ V}$ , and  $V_{IL} \max = 0.2 \text{ V}$ .
- 11. For flash memory programming/erasure, the applicable range is  $V_{cc}$  = 3.0 V to 3.6 V.

**Table 25.3 Permissible Output Currents** 

Conditions:  $V_{CC} = 2.7 \text{ V}$  to 3.6 V,  $V_{CC}B = 2.7 \text{ V}$  to 5.5 V,  $V_{SS} = 0 \text{ V}$ ,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

Item		Symbol	Min	Тур	Max	Unit
Permissible output low current (per pin)	SCL1, SCL0, SDA1, SDA0, PS2AC to PS2CC, PS2AD to PS2CD, PA7 to PA4 (bus drive function selected)	I <sub>OL</sub>	_	_	10	mA
	Ports 1 to 3	_	_	_	2	mA
	RESO		_	_	1	mA
	Other output pins		_	_	1	mA
Permissible output low current (total)	Total of ports 1 to 3	$\sum$ I <sub>OL</sub>	_	_	40	mA
	Total of all output pins, including the above	_	_	_	60	mA
Permissible output high current (per pin)	All output pins	<b>-I</b> <sub>OH</sub>	_	_	2	mA
Permissible output high current (total)	Total of all output pins	$\Sigma - I_{OH}$	_	_	30	mA

Notes: 1. To protect chip reliability, do not exceed the output current values in table 25.3.

2. When driving a Darlington pair or LED, always insert a current-limiting resistor in the output line, as show in figures 25.1 and 25.2.

## **Table 25.4 Bus Drive Characteristics**

 $V_{cc} = 2.7 \text{ V to } 3.6 \text{ V}, V_{ss} = 0 \text{ V}, Ta = -20 \text{ to } +75^{\circ}\text{C}$ Conditions:

Applicable Pins: SCL1, SCL0, SDA1, SDA0 (bus drive function selected)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt trigger input voltage	V <sub>T</sub> -	$V_{cc} \times 0.3$	_	_	V	V <sub>cc</sub> = 2.7 V to 3.6 V
	V <sub>T</sub> <sup>+</sup>	_	_	$V_{cc} \times 0.7$	_	$V_{cc}$ = 2.7 V to 3.6 V
	$V_T^+ - V_T^-$	$V_{cc} \times 0.05$	_	_	=	$V_{cc}$ = 2.7 V to 3.6 V
Input high voltage	V <sub>IH</sub>	$V_{cc} \times 0.7$	_	V <sub>cc</sub> + 0.5	V	V <sub>cc</sub> = 2.7 V to 3.6 V
Input low voltage	V <sub>IL</sub>	-0.5	_	$V_{cc} \times 0.3$	_	$V_{cc}$ = 2.7 V to 3.6 V
Output low voltage	V <sub>oL</sub>	_	_	0.5	V	I <sub>OL</sub> = 8 mA
		_	_	0.4		I <sub>OL</sub> = 3 mA
Input capacitance	$\mathbf{C}_{in}$	_	_	20	pF	$V_{in} = 0 \text{ V, } f = 1 \text{ MHz,}$ $T_{a} = 25^{\circ}\text{C}$
Three-state leakage current (off state)	I <sub>TSI</sub>	_	_	1.0	μΑ	$V_{in} = 0.5 \text{ to } V_{cc} - 0.5 \text{ V}$
SCL, SDA output fall time	t <sub>of</sub>	20 + 0.1Cb	_	250	ns	$V_{cc}$ = 2.7 V to 3.6 V

 $V_{cc} = 2.7 \text{ V}$  to 3.6 V,  $V_{cc}B = 2.7 \text{ V}$  to 5.5 V,  $V_{ss} = 0 \text{ V}$ ,  $Ta = -20 \text{ to } +75^{\circ}\text{C}$ Conditions:

Applicable Pins: PS2AC, PS2AD, PS2BC, PS2BD, PS2CC, PS2CD, PA7 to PA4 (bus drive

function selected)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Output low voltage	$V_{oL}$	_	_	8.0		$I_{oL} = 16 \text{ mA},$ $V_{cc}B = 4.5 \text{ V to } 5.5 \text{ V}$
		_	_	0.5	<del></del>	$I_{OL} = 8 \text{ mA}$
		_	_	0.4		I <sub>oL</sub> = 3 mA




Figure 25.1 Darlington Pair Drive Circuit (Example)




Figure 25.2 LED Drive Circuit (Example)

# 25.3 AC Characteristics

Figure 25.3 shows the test conditions for the AC characteristics.




Figure 25.3 Output Load Circuit

### 25.3.1 Clock Timing

Table 25.5 shows the clock timing. The clock timing specified here covers clock (φ) output and clock pulse generator (crystal) and external clock input (EXTAL pin) oscillation settling times. For details of external clock input (EXTAL pin and EXCL pin) timing, see section 23, Clock Pulse Generator.

## Table 25.5 Clock Timing

Condition:  $V_{cc} = 2.7 \text{ V to } 3.6 \text{ V}, V_{cc}B = 2.7 \text{ V to } 5.5 \text{ V}, V_{ss} = 0 \text{ V}, \phi = 2 \text{ MHz to maximum}$ operating frequency,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

		С	ondition		
			10 MHz		Test
Item	Symbol	Min	Max	Unit	Conditions
Clock cycle time	t <sub>cyc</sub>	100	500	ns	Figure 25.4
Clock high pulse width	t <sub>ch</sub>	30	_	ns	<del></del>
Clock low pulse width	t <sub>cL</sub>	30	_	ns	
Clock rise time	t <sub>Cr</sub>	_	20	ns	
Clock fall time	t <sub>Cf</sub>	_	20	ns	<del></del>
Oscillation settling time at reset (crystal)	t <sub>osc1</sub>	20	_	ms	Figure 25.5
Oscillation settling time in software standby (crystal)	t <sub>osc2</sub>	8	_	ms	Figure 25.6
External clock output stabilization delay time	t <sub>DEXT</sub>	500	_	μs	_




Figure 25.4 System Clock Timing




Figure 25.5 Oscillation Settling Timing




Figure 25.6 Oscillation Setting Timing (Exiting Software Standby Mode)

## 25.3.2 Control Signal Timing

Table 25.6 shows the control signal timing. The only external interrupts that can operate on the subclock ( $\phi = 32.768 \text{ kHz}$ ) are NMI and IRQ0, 1, 2, 6, and 7.

## Table 25.6 Control Signal Timing

Condition:  $V_{cc} = 2.7 \text{ V}$  to 3.6 V,  $V_{cc}B = 2.7 \text{ V}$  to 5.5 V,  $V_{ss} = 0 \text{ V}$ ,  $\phi = 32.768 \text{ kHz}$ , 2 MHz to

maximum operating frequency,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

		С	ondition		
		10 MHz			Test
Item	Symbol	Min	Max	Unit	Conditions
RES setup time	t <sub>ress</sub>	300	_	ns	Figure 25.7
RES pulse width	t <sub>RESW</sub>	20	_	t <sub>cyc</sub>	
NMI setup time (NMI)	t <sub>NMIS</sub>	250	_	ns	Figure 25.8
NMI hold time (NMI)	t <sub>nmih</sub>	10	_	ns	
NMI pulse width (exiting software standby mode)	t <sub>nmiw</sub>	200	_	ns	
IRQ setup time (IRQ7 to IRQ0)	t <sub>IRQS</sub>	250	_	ns	
IRQ hold time(IRQ7 to IRQ0)	t <sub>IRQH</sub>	10	_	ns	
$\frac{\text{IRQ pulse width (}\overline{\text{IRQ7}},\overline{\text{IRQ6}},\overline{\text{IRQ2}}\text{ to}}{\overline{\text{IRQ0}})\text{ (exiting software standby mode)}}$	$\mathbf{t}_{IRQW}$	200	_	ns	




Figure 25.7 Reset Input Timing




Figure 25.8 Interrupt Input Timing

## 25.3.3 Bus Timing

Table 25.7 shows the bus timing. Operation in external expansion mode is not guaranteed when operating on the subclock ( $\phi = 32.768 \text{ kHz}$ ).

**Table 25.7 Bus Timing (1) (Normal Mode)** 

Condition:  $V_{cc} = 2.7 \text{ V}$  to 3.6 V,  $V_{cc}B = 2.7 \text{ V}$  to 5.5 V,  $V_{ss} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum

operating frequency,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

		Con	dition		
		10	10 MHz		
Item	Symbol	Min	Max	Unit	<b>Test Conditions</b>
Address delay time	t <sub>AD</sub>	_	40	ns	Figure 25.9 to
Address setup time	t <sub>AS</sub>	$0.5 \times t_{\text{cyc}} - 30$	_	ns	figure 25.13
Address hold time	t <sub>AH</sub>	$0.5 \times t_{\text{cyc}} - 20$	_	ns	_
CS delay time (IOS)	$\mathbf{t}_{\mathtt{CSD}}$	_	40	ns	_
AS delay time	t <sub>ASD</sub>	_	60	ns	_
RD delay time 1	t <sub>RSD1</sub>	_	60	ns	_
RD delay time 2	$\mathbf{t}_{\scriptscriptstyle{RSD2}}$	_	60	ns	
Read data setup time	t <sub>RDS</sub>	35	_	ns	_
Read data hold time	t <sub>RDH</sub>	0	_	ns	_
Read data access time 1	t <sub>ACC1</sub>	_	$1.0 \times t_{\text{cyc}} - 60$	ns	_
Read data access time 2	t <sub>ACC2</sub>	_	$1.5 \times t_{\text{cyc}} - 50$	ns	_
Read data access time 3	t <sub>ACC3</sub>	_	$2.0 \times t_{\text{cyc}} - 60$	ns	_
Read data access time 4	t <sub>ACC4</sub>	_	$2.5 \times t_{cyc} - 50$	ns	_
Read data access time 5	t <sub>ACC5</sub>	_	$3.0 \times t_{\text{cyc}} - 60$	ns	_
WR delay time 1	t <sub>wrd1</sub>	_	60	ns	_
WR delay time 2	t <sub>wrd2</sub>	_	60	ns	_
WR pulse width 1	t <sub>wsw1</sub>	$1.0 \times t_{\text{cyc}} - 40$	_	ns	_
WR pulse width 2	t <sub>wsw2</sub>	$1.5 \times t_{\text{cyc}} - 40$	_	ns	_
Write data delay time	t <sub>wdd</sub>	_	60	ns	_
Write data setup time	t <sub>wds</sub>	0	_	ns	_
Write data hold time	t <sub>wDH</sub>	20	_	ns	_
WAIT setup time	t <sub>wrs</sub>	60	_	ns	_
WAIT hold time	t <sub>wth</sub>	10	_	ns	

## Table 25.7 Bus Timing (2) (Advanced Mode)

Condition:  $V_{cc} = 2.7 \text{ V}$  to 3.6 V,  $V_{cc}B = 2.7 \text{ V}$  to 5.5 V,  $V_{ss} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum

operating frequency,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

		Con	dition		
		10	MHz	_	
Item	Symbol	Min	Max	Unit	<b>Test Conditions</b>
Address delay time	t <sub>AD</sub>	_	60	ns	Figure 25.9 to
Address setup time	t <sub>AS</sub>	$0.5 \times t_{\text{cyc}} - 30$	_	ns	figure 25.13
Address hold time	t <sub>AH</sub>	$0.5 \times t_{\text{cyc}} - 20$	_	ns	_
CS delay time (IOS)	$\mathbf{t}_{\mathtt{CSD}}$	_	60	ns	_
AS delay time	t <sub>ASD</sub>	_	60	ns	
RD delay time 1	t <sub>RSD1</sub>	_	60	ns	
RD delay time 2	$\mathbf{t}_{\scriptscriptstyle{RSD2}}$	_	60	ns	
Read data setup time	$\mathbf{t}_{\scriptscriptstyle{RDS}}$	35	_	ns	
Read data hold time	t <sub>rdh</sub>	0	_	ns	_
Read data access time 1	t <sub>ACC1</sub>	_	$1.0 \times t_{\text{cyc}} - 80$	ns	
Read data access time 2	t <sub>ACC2</sub>	_	$1.5 \times t_{\text{cyc}} - 50$	ns	
Read data access time 3	t <sub>ACC3</sub>	_	$2.0 \times t_{\text{cyc}} - 80$	ns	_
Read data access time 4	t <sub>ACC4</sub>	_	$2.5\times t_{_{\text{cyc}}}-50$	ns	_
Read data access time 5	t <sub>ACC5</sub>	_	$3.0 \times t_{\text{cyc}} - 80$	ns	
WR delay time 1	$\mathbf{t}_{\text{WRD1}}$	_	60	ns	
WR delay time 2	$\mathbf{t}_{\text{WRD2}}$	_	60	ns	_
WR pulse width 1	t <sub>wsw1</sub>	$1.0 \times t_{\text{cyc}} - 40$	_	ns	
WR pulse width 2	t <sub>wsw2</sub>	$1.5 \times t_{\text{cyc}} - 40$	_	ns	
Write data delay time	$\mathbf{t}_{\text{wdd}}$	_	60	ns	_
Write data setup time	t <sub>wds</sub>	0	_	ns	
Write data hold time	t <sub>wdh</sub>	20	_	ns	
WAIT setup time	t <sub>wts</sub>	60	_	ns	<del></del>
WAIT hold time	t <sub>wth</sub>	10	_	ns	




Figure 25.9 Basic Bus Timing (Two-State Access)




Figure 25.10 Basic Bus Timing (Three-State Access)




Figure 25.11 Basic Bus Timing (Three-State Access with One Wait State)




Figure 25.12 Burst ROM Access Timing (Two-State Access)




Figure 25.13 Burst ROM Access Timing (One-State Access)

### 25.3.4 Timing of On-Chip Supporting Modules

Tables 25.8 to 25.10 show the on-chip supporting module timing. The only on-chip supporting modules that can operate in subclock operation ( $\phi = 32.768 \text{ kHz}$ ) are the I/O ports, external interrupts (NMI and IRQ0, 1, 2, 6, and 7), the watchdog timer, and the 8-bit timer (channels 0 and 1).

**Table 25.8 Timing of On-Chip Supporting Modules (1)** 

Condition:  $V_{cc} = 2.7 \text{ V}$  to 3.6 V,  $V_{cc}B = 2.7 \text{ V}$  to 5.5 V,  $V_{ss} = 0 \text{ V}$ ,  $\phi = 32.768 \text{ kHz}^*$ , 2 MHz to maximum operating frequency,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

				Co	ondition		
				10 MHz		<del>_</del>	
Item			Symbol	Min	Max	Unit	<b>Test Conditions</b>
I/O ports	Output data o	delay time	t <sub>PWD</sub>	_	100	ns	Figure 25.14
	Input data se	tup time	t <sub>PRS</sub>	50	_		
	Input data ho	ld time	t <sub>PRH</sub>	50	_	_	
FRT	Timer output delay time		t <sub>FTOD</sub>	_	100	ns	Figure 25.15
	Timer input s	etup time	t <sub>FTIS</sub>	50	_	_	
	Timer clock in	nput setup time	t <sub>FTCS</sub>	50	_	_	Figure 25.16
	Timer clock	Single edge	t <sub>FTCWH</sub>	1.5	_	t <sub>cyc</sub>	<u> </u>
	pulse width	Both edges	t <sub>FTCWL</sub>	2.5	_	_	
TMR	Timer output	delay time	t <sub>rmod</sub>	_	100	ns	Figure 25.17
	Timer reset in	nput setup time	t <sub>TMRS</sub>	50	_	_	Figure 25.19
	Timer clock in	nput setup time	t <sub>mcs</sub>	50	_	_	Figure 25.18
	Timer clock	Single edge	t <sub>mcwh</sub>	1.5	_	t <sub>cyc</sub>	
	pulse width	Both edges	t <sub>TMCWL</sub>	2.5	_	_	
PWM, PWMX	Pulse output	delay time	t <sub>PWOD</sub>	_	100	ns	Figure 25.20

				Condition			
				10 MHz		_	
Item			Symbol	Min	Max	Unit	<b>Test Conditions</b>
SCI	Input clock	Asynchronous	t <sub>Scyc</sub>	4	_	t <sub>cyc</sub>	Figure 25.21
	cycle	Synchronous	<del></del>	6	_		
	Input clock p	ulse width	t <sub>sckw</sub>	0.4	0.6	t <sub>scyc</sub>	
	Input clock ri	se time	t <sub>scKr</sub>	_	1.5	t <sub>cyc</sub>	
	Input clock fall time		t <sub>sckf</sub>	_	1.5		
	Transmit dat (synchronous	•	t <sub>TXD</sub>	_	100	ns	Figure 25.22
	Receive data setup time (synchronous)		t <sub>RXS</sub>	100	_	ns	
	Receive data (synchronous		t <sub>RXH</sub>	100	_	ns	
A/D converter	Trigger input	setup time	t <sub>TRGS</sub>	50	_	ns	Figure 25.23
WDT	RESO outpu	t delay time	t <sub>resd</sub>	_	200	ns	Figure 25.24
	RESO outpu	t pulse width	t <sub>RESOW</sub>	132	_	t <sub>cyc</sub>	

Note: \* Only supporting modules that can be used in subclock operation




Figure 25.14 I/O Port Input/Output Timing




Figure 25.15 FRT Input/Output Timing




Figure 25.16 FRT Clock Input Timing




Figure 25.17 8-Bit Timer Output Timing




Figure 25.18 8-Bit Timer Clock Input Timing




Figure 25.19 8-Bit Timer Reset Input Timing




Figure 25.20 PWM, PWMX Output Timing




Figure 25.21 SCK Clock Input Timing




Figure 25.22 SCI Input/Output Timing (Synchronous Mode)




Figure 25.23 A/D Converter External Trigger Input Timing




Figure 25.24 WDT Output Timing (RESO)

Table 25.8 Timing of On-Chip Supporting Modules (2)

Condition:  $V_{cc} = 2.7 \text{ V}$  to 3.6 V,  $V_{cc}B = 2.7 \text{ V}$  to 5.5 V,  $V_{ss} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum

operating frequency,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

				Co	ondition		
				10 MHz			
Item			Symbol	Min	Max	Unit	<b>Test Conditions</b>
XBS read	CS/HA0 setup time		t <sub>HAR</sub>	10	_	ns	Figure 25.25
cycle	CS/HA0 hold time		t <sub>HRA</sub>	10	_	ns	
	IOR pulse width		t <sub>HRPW</sub>	220	_	ns	
	HDB delay time		t <sub>HRD</sub>	_	200	ns	
	HDB hold time		$t_{HRF}$	0	40	ns	
	HIRQ delay time		t <sub>HIRQ</sub>	_	200	ns	
XBS write	CS/HA0 setup time		t <sub>HAW</sub>	10	_	ns	
cycle	CS/HA0 hold time		t <sub>HWA</sub>	10	_	ns	
	IOW pulse width		$\mathbf{t}_{HWPW}$	100	_	ns	
	HDB setup time	Fast A20 gate not used	t <sub>HDW</sub>	50	_	ns	_
		Fast A20 gate used		85	_	ns	_
	HDB hold time		t <sub>HWD</sub>	25	_	ns	
	GA20 delay	time	t <sub>HGA</sub>	_	180	ns	




Figure 25.25 Host Interface (XBS) Timing

Table 25.9 Keyboard Buffer Controller Timing

Conditions:  $V_{cc} = 2.7$  V to 3.6 V,  $V_{cc}B = 2.7$  V to 5.5 V,  $V_{ss} = 0$  V,  $\phi = 2$  MHz to maximum operating frequency,  $T_a = -20$  to  $+75^{\circ}C$ 

	Ratings					
Item	Symbol	Min	Тур	Max	Unit	Notes
KCLK, KD output fall time	t <sub>KBF</sub>	20 + 0.1Cb	_	250	ns	Figure 25.26
KCLK, KD input data hold time	t <sub>KBIH</sub>	150	_	_	ns	
KCLK, KD input data setup time	t <sub>KBIS</sub>	150	_	_	ns	
KCLK, KD output delay time	$t_{\text{KBOD}}$	_	_	450	ns	
KCLK, KD capacitive load	C <sub>b</sub>	_	_	400	pF	




Figure 25.26 Keyboard Buffer Controller Timing

Ratings

# Table 25.10 I<sup>2</sup>C Bus Timing

Conditions:  $V_{cc} = 2.7$  V to 3.6 V,  $V_{ss} = 0$  V,  $\phi = 5$  MHz to maximum operating frequency,  $T_c = -20$  to  $+75^{\circ}C$ 

			Ratin	ys		
Item	Symbol	Min	Тур	Max	Unit	Notes
SCL input cycle time	t <sub>scl</sub>	12	_	_	t <sub>cyc</sub>	Figure 25.27
SCL input high pulse width	t <sub>sclh</sub>	3	_	_	t <sub>cyc</sub>	<del></del>
SCL input low pulse width	t <sub>scll</sub>	5	_	_	t <sub>cyc</sub>	
SCL, SDA input rise time	t <sub>sr</sub>	_	_	7.5*	t <sub>cyc</sub>	
SCL, SDA input fall time	t <sub>sf</sub>	_	_	300	ns	
SCL, SDA input spike pulse elimination time	t <sub>sp</sub>	_	_	1	t <sub>cyc</sub>	
SDA input bus free time	t <sub>BUF</sub>	5	_	_	t <sub>cyc</sub>	<del></del>
Start condition input hold time	t <sub>STAH</sub>	3	_	_	t <sub>cyc</sub>	<del></del>
Retransmission start condition input setup time	t <sub>STAS</sub>	3	_	_	t <sub>cyc</sub>	<u> </u>
Stop condition input setup time	t <sub>stos</sub>	3	_	_	t <sub>cyc</sub>	<del></del>
Data input setup time	t <sub>sdas</sub>	0.5	_	_	t <sub>cyc</sub>	
Data input hold time	t <sub>SDAH</sub>	0	_	_	ns	<del>_</del>
SCL, SDA capacitive load	C <sub>b</sub>	_	_	400	pF	

Note: \* 17.5t<sub>cyc</sub> can be set according to the clock selected for use by the I<sup>2</sup>C module. For details, see section 16.4, Usage Notes.




Figure 25.27 I<sup>2</sup>C Bus Interface Input/Output Timing

**Table 25.11 LPC Module Timing** 

Conditions:  $V_{cc}=3.0~V$  to 3.6 V,  $V_{ss}=0~V$ ,  $\phi=2~MHz$  to maximum operating frequency,  $T_a=-20$  to  $+75^{\circ}C$ 

Item		Symbol	Min	Max	Unit	Notes
LPC	Input clock cycle	t <sub>Lcyc</sub>	30	_	ns	Figure 25.28
	Input clock pulse width	t <sub>LCKW</sub>	0.4	0.6	t <sub>Lcyc</sub>	
	Transmit signal delay time	t <sub>TXD</sub>	_	18	ns	
	Receive signal setup time	t <sub>RXS</sub>	8	_		
	Receive signal hold time	t <sub>RXH</sub>	8	_		






Figure 25.28 Host Interface (LPC) Timing

# 25.4 A/D Conversion Characteristics

Tables 25.12 and 25.13 list the A/D conversion characteristics.

#### Table 25.12 A/D Conversion Characteristics (AN7 to AN0 Input: 134/266-State Conversion)

Condition:  $V_{cc} = 2.7 \text{ V}$  to 3.6 V,  $AV_{cc} = 2.7 \text{ V}$  to 3.6 V,  $AV_{ref} = 2.7 \text{ V}$  to  $AV_{cc}$ 

 $V_{cc}B = 2.7 \text{ V to } 5.5 \text{ V}, V_{ss} = AV_{ss} = 0 \text{ V},$ 

 $\phi = 2$  MHz to maximum operating frequency,  $T_a = -20$  to +75°C

		Condit	ion		
		10 MI	Hz		
Item	Min	Тур	Max	Unit	
Resolution	10	10	10	Bits	_
Conversion time	_	_	13.4	μs	_
Analog input capacitance	_	_	20	pF	_
Permissible signal-source impedance	_	_	5	kΩ	
Nonlinearity error	_	_	±7.0	LSB	
Offset error	_	_	±7.5	LSB	_
Full-scale error	_	_	±7.5	LSB	
Quantization error	_	_	±0.5	LSB	
Absolute accuracy	_	_	±8.0	LSB	_

# Table 25.13 A/D Conversion Characteristics (CIN15 to CIN0 Input: 134/266-State Conversion)

Condition:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{ref} = 3.0 \text{ V}$  to  $AV_{CC}$ 

 $V_{cc}B = 3.0 \text{ V to } 5.5 \text{ V}, V_{ss} = AV_{ss} = 0 \text{ V},$ 

 $\phi = 2$  MHz to maximum operating frequency,  $T_a = -20$  to +75°C

		Condit	ion	
		10 MI	-lz	
Item	Min	Тур	Max	Unit
Resolution	10	10	10	Bits
Conversion time	_	_	13.4	μs
Analog input capacitance	_	_	20	pF
Permissible signal-source impedance	_	_	5	kΩ
Nonlinearity error	_	_	±11.0	LSB
Offset error	_	_	±11.5	LSB
Full-scale error	_	_	±11.5	LSB
Quantization error	_	_	±0.5	LSB
Absolute accuracy	_	_	±12.0	LSB

# 25.5 D/A Conversion Characteristics

Table 25.14 lists the D/A conversion characteristics.

#### Table 25.14 D/A Conversion Characteristics

Condition:  $V_{cc} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ AV}_{cc} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ AV}_{ref} = 2.7 \text{ V to AV}_{cc}$ 

 $V_{cc}B = 2.7 \text{ V to } 5.5 \text{ V}, V_{ss} = AV_{ss} = 0 \text{ V},$ 

 $\phi = 2$  MHz to maximum operating frequency,  $T_a = -20$  to  $+75^{\circ}$ C

			Condit	ion	
			10 MF	łz	
Item		Min	Тур	Max	Unit
Resolution		8	8	8	Bits
Conversion time	With 20 pF load capacitance	_	_	10	μs
Absolute accuracy	With 2 MΩ load resistance	_	±2.0	±3.0	LSB
	With 4 MΩ load resistance	_	_	±2.0	

# 25.6 Flash Memory Characteristics

Table 25.15 shows the flash memory characteristics.

#### **Table 25.15 Flash Memory Characteristics**

Condition:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $V_{SS} = 0 \text{ V}$ ,  $T_{a} = -20 \text{ to } +75 ^{\circ}\text{C}$ 

Item		Symbol	Min	Тур	Max	Unit	Test Condition
Programming	time <sup>*1 *2 *4</sup>	tP	_	10	200	ms/ 128 bytes	
Erase time*1*	3 *6	tE	_	100	1200	ms/block	
Reprogrammir	ng count	$N_{\text{wec}}$	100*8	10000*9	_	Times	
Data retention	time <sup>*10</sup>	t <sub>DRP</sub>	10	_	_	Years	
Programming	Wait time after SWE-bit setting*1	х	1	_	_	μs	
	Wait time after PSU-bit setting*1	у	50	_	_	μs	
	Wait time after P-bit setting*1*4	z1	28	30	32	μs	$1 \le n \le 6$
		z2	198	200	202	μs	$7 \le n \le 1000$
		z3	8	10	12	μs	additional write
	Wait time after P-bit clear*1	α	5	_	_	μs	
	Wait time after PSU-bit clear*1	β	5	_	_	μs	
	Wait time after PV-bit setting*1	γ	4	_	_	μs	
	Wait time after dummy write*1	ε	2	_	_	μs	
	Wait time after PV-bit clear*1	η	2	_	_	μs	
	Wait time after SWE-bit clear*1	θ	100	_	_	μs	
	Maximum programming count*1*4*5	N	_	_	1000	Times	
Erase	Wait time after SWE-bit setting*1	х	1	_	_	μs	
	Wait time after ESU-bit setting*1	у	100	_	_	μs	
	Wait time after E-bit setting*1*6	Z	10	_	100	ms	
	Wait time after E-bit clear*1	α	10	_	_	μs	
	Wait time after ESU-bit clear*1	β	10	_	_	μs	
	Wait time after EV-bit setting*1	γ	20	_	_	μs	
	Wait time after dummy write*1	ε	2	_	_	μs	
	Wait time after EV-bit clear*1	η	4	_	_	μs	
	Wait time after SWE-bit clear *1	θ	100	_	_	μs	
	Maximum erase count*1 *6 *7	N	_		120	Times	

Notes: 1. Set the times according to the program/erase algorithms.

2. Programming time per 128 bytes (Shows the total period for which the P-bit in FLMCR1 is set. It does not include the programming verification time.)

- 3. Block erase time (Shows the total period for which the E-bit in FLMCR1 is set. It does not include the erase verification time.)
- 4. Maximum programming time (tP (max))
   tP (max) = (wait time after P-bit setting (z1) + (z3)) × 6
   + wait time after P-bit setting (z2) × ((N) 6)
- 5. The maximun number of writes (N) should be set according to the actual set value of z1, z2 and z3 to allow programming within the maximum programming time (tP (max)). The wait time after P-bit setting (z1,z2, and z3) should be alternated according to the number of writes (n) as follows:

```
1 \le n \le 6 z1 = 30\mu s, z3 = 10\mu s

7 \le n \le 1000 z2 = 200\mu s
```

- Maximum erase time (tE (max))
   tE (max) = Wait time after E-bit setting (z) × maximum erase count (N)
- 7. The maximum number of erases (N) should be set according to the actual set value of z to allow erasing within the maximum erase time (tE (max)).
- 8. Minimum number of times for which all characteristics are guaranteed after rewriting (Guarantee range is 1 to minimum value).
- 9. Reference value for 25°C (as a guideline, rewriting should normally function up to this value).
- 10. Data retention characteristic when rewriting is performed within the specification range, including the minimum value.

# 25.7 Usage Note

The method of connecting an external capacitor is shown in figure 25.29.

Connect the system power supply to the VCL pin together with the VCC pins.




Figure 25.29 Connection of VCL Capacitor

# Appendix A Instruction Set

# A.1 Instruction

# **Operation Notation**

Rd	General register (destination)*1
Rs	General register (source)*1
Rn	General register*1
ERn	General register (32-bit register)
MAC	Multiply-and-accumulate register (32-bit register)*2
(EAd)	Destination operand
(EAs)	Source operand
EXR	Extend register
CCR	Condition code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
_	Subtraction
×	Multiplication
÷	Division
^	Logical AND
V	Logical OR
$\oplus$	Exclusive logical OR
$\rightarrow$	Transfer from left-hand operand to right-hand operand, or transition from left-hand state to right-hand state
7	NOT (logical complement)
( ) < >	Operand contents
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length

Notes: 1. General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers (ER0 to ER7).

2. MAC instructions cannot be used in the H8S/2149.

#### **Condition Code Notation**

Symbol	Meaning
<b></b>	Changes according operation result.
*	Indeterminate (value not guaranteed).
0	Always cleared to 0.
1	Always set to 1.
_	Not affected by operation result.

#### **Table A.1** Instruction Set

# 1. Data Transfer Instructions

			lr		dre: ucti		_				s)		(	Con	ditio	on C	ode	е	No. State	
	Mnemonic	Size	xx#	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@ aa	@(d,PC)	@ @ aa	0	Operation	ı	н	N	z	v	С	Normal	Advanced
MOV	MOV.B #xx:8,Rd	В	2								T	#xx:8→Rd8	-	_	\$	<b>‡</b>	0	_	1	
	MOV.B Rs,Rd	В		2							$\Box$	Rs8→Rd8	_	_	\$	<b>‡</b>	0	_	1	
	MOV.B @ERs,Rd	В			2						Т	@ERs→Rd8	-	_	<b>‡</b>	<b>‡</b>	0	_	2	:
	MOV.B @(d:16,ERs),Rd	В				4					Т	@(d:16,ERs)→Rd8	-	_	<b>‡</b>	<b>‡</b>	0	_	3	
	MOV.B @(d:32,ERs),Rd	В				8						@(d:32,ERs)→Rd8	-	_	<b>‡</b>	<b>‡</b>	0	_	5	
	MOV.B @ERs+,Rd	В					2					@ERs→Rd8,ERs32+1→ERs32	-	_	<b>‡</b>	<b>‡</b>	0	_	3	
	MOV.B @aa:8,Rd	В						2				@aa:8→Rd8	-	_	\$	<b>‡</b>	0	_	2	
	MOV.B @aa:16,Rd	В						4			T	@aa:16→Rd8	-	_	1	<b>‡</b>	0	_	3	;
	MOV.B @aa:32,Rd	В						6			T	@aa:32→Rd8	-	_	1	<b>‡</b>	0	_	4	
	MOV.B Rs,@ERd	В			2						T	Rs8→@ERd	-	-	<b>1</b>	<b>‡</b>	0	_	2	
	MOV.B Rs,@(d:16,ERd)	В				4					T	Rs8→@(d:16,ERd)	-	_	1	<b>‡</b>	0	_	3	;
	MOV.B Rs,@(d:32,ERd)	В				8					T	Rs8→@(d:32,ERd)	-	_	1	<b>‡</b>	0	_	5	;
	MOV.B Rs,@-ERd	В					2				T	ERd32-1→ERd32,Rs8→@ERd	-	_	1	<b>‡</b>	0	_	3	;
	MOV.B Rs,@aa:8	В						2				Rs8→@aa:8	-	_	<b>‡</b>	<b>‡</b>	0	_	2	
	MOV.B Rs,@aa:16	В						4			T	Rs8→@aa:16	-	_	1	<b>‡</b>	0	_	3	;
	MOV.B Rs,@aa:32	В						6				Rs8→@aa:32	-	_	<b>‡</b>	<b>‡</b>	0	_	4	
	MOV.W #xx:16,Rd	W	4								T	#xx:16→Rd16	-	_	1	<b>‡</b>	0	_	2	
	MOV.W Rs,Rd	W		2								Rs16→Rd16	-	_	<b>‡</b>	<b>‡</b>	0	_	1	
	MOV.W @ERs,Rd	w			2							@ERs→Rd16	-	_	\$	<b>1</b>	0	_	2	
	MOV.W @(d:16,ERs),Rd	W				4						@(d:16,ERs)→Rd16	-	_	<b>‡</b>	<b>‡</b>	0	_	3	
	MOV.W @(d:32,ERs),Rd	w				8						@(d:32,ERs)→Rd16	-	_	\$	<b>1</b>	0	_	5	,
	MOV.W @ERs+,Rd	W					2					@ERs→Rd16,ERs32+2→ERs32	-	_	<b>‡</b>	<b>‡</b>	0	_	3	
	MOV.W @aa:16,Rd	w						4				@aa:16→Rd16	-	_	1	<b>1</b>	0	_	3	,
	MOV.W @aa:32,Rd	w						6			T	@aa:32→Rd16	-	_	\$	<b>1</b>	0	_	4	
	MOV.W Rs,@ERd	w			2							Rs16→@ERd	-	_	\$	<b>1</b>	0	_	2	:
	MOV.W Rs,@(d:16,ERd)	w				4						Rs16→@(d:16,ERd)	-	_	\$	<b>1</b>	0	_	3	;
	MOV.W Rs,@(d:32,ERd)	w				8						Rs16→@(d:32,ERd)	-	_	\$	<b>1</b>	0	_	5	
	MOV.W Rs,@-ERd	w					2					ERd32-2→ERd32,Rs16→@ERd	-	_	\$	<b>1</b>	0	_	3	
	MOV.W Rs,@aa:16	w						4				Rs16→@aa:16	-	_	\$	<b>1</b>	0	_	3	
	MOV.W Rs,@aa:32	w						6			T	Rs16→@aa:32	-	_	1	<b>1</b>	0	_	4	


			Ir			ssir on l	•				)		(	Con	ditio	on C	ode	е	No. Stat	of tes <sup>*1</sup>
	Mnemonic	Size	xx#	Rn	@ ERn	@ (d,ERn)	@-ERn/@ERn+	@ aa	@(d,PC)	@ @ aa	1	Operation	ı	н	N	z	v	С	Normal	Advanced
MOV	MOV.L #xx:32,ERd	L	6									#xx:32→ERd32	_	_	<b>‡</b>	1	0	_	3	3
	MOV.L ERs,ERd	L		2								ERs32→ERd32	_	_	1	1	0	_	,	1
	MOV.L @ERs,ERd	L			4							@ERs→ERd32	_	_	1	1	0	_	4	4
	MOV.L @(d:16,ERs),ERd	L				6						@(d:16,ERs)→ERd32	_	_	1	1	0	_		5
	MOV.L @(d:32,ERs),ERd	L				10						@(d:32,ERs)→ERd32	_	_	1	1	0	_	7	7
	MOV.L @ERs+,ERd	L					4					@ERs→ERd32,ERs32+4→ERs32	_	_	<b>‡</b>	1	0	_		5
	MOV.L @aa:16,ERd	L						6				@aa:16→ERd32	_	_	<b>‡</b>	1	0	_		5
	MOV.L @aa:32,ERd	L						8				@aa:32→ERd32	_	_	<b>‡</b>	1	0	_	6	3
	MOV.L ERs,@ERd	L			4							ERs32→@ERd	_	_	<b>‡</b>	1	0	_	4	4
	MOV.L ERs,@(d:16,ERd)	L				6						ERs32→@(d:16,ERd)	_	_	<b>‡</b>	1	0	_		5
	MOV.L ERs,@(d:32,ERd)	L				10						ERs32→@(d:32,ERd)	_	_	<b>‡</b>	1	0	_	7	7
	MOV.L ERs,@-ERd	L					4					ERd32-4→ERd32,ERs32→@ERd	_	_	<b>‡</b>	1	0	_		5
	MOV.L ERs,@aa:16	L						6				ERs32→@aa:16	_	_	<b>‡</b>	1	0	_		5
	MOV.L ERs,@aa:32	L						8				ERs32→@aa:32	_	_	<b>‡</b>	1	0	_	6	3
POP	POP.W Rn	w									2	@SP→Rn16,SP+2→SP	_	_	<b>‡</b>	1	0	_	:	3
	POP.L ERn	L									4	@SP→ERn32,SP+4→SP	_	_	<b>‡</b>	1	0	_		5
PUSH	PUSH.W Rn	w									2	SP-2→SP,Rn16→@SP	_	_	<b>‡</b>	1	0	_	:	3
	PUSH.L ERn	L									4	SP-4→SP,ERn32→@SP	_	_	1	1	0	_	Ę	5
LDM*4	LDM @SP+,(ERm-ERn)	L									4	(@SP→ERn32,SP+4→SP) Repeated for each restored register.	-	_	-	-	_	-	7/9/1	1 [1]
STM*4	STM (ERm-ERn),@-SP	L									4	(SP-4→SP,ERn32→@SP) Repeated for each saved register.	-	_	_	_	_	_	7/9/1	1 [1]
MOVFPE	MOVFPE @aa:16,Rd	Car	nnot	be	use	d wi	th th	ne L	SI.			•		•	•			•	[2	2]
MOVTPE	MOVTPE Rs,@aa:16																		[2	2]



#### 2. Arithmetic Instructions

			In		dre: ucti		_				s)			Con	diti	on (	Cod	e		. of tes <sup>*1</sup>
	Mnemonic	Size	xx#	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)	@ @aa	1	Operation	ı	н	N	z	v	С	Normal	Advanced
ADD	ADD.B #xx:8,Rd	В	2									Rd8+#xx:8→Rd8	-	. 1	1	<b>‡</b>	1	\$		1
	ADD.B Rs,Rd	В		2								Rd8+Rs8→Rd8	-	. ‡	\$	<b>‡</b>	<b>‡</b>	\$		1
	ADD.W #xx:16,Rd	w	4									Rd16+#xx:16→Rd16	-	[3]	\$	<b>‡</b>	<b>‡</b>	\$	:	2
	ADD.W Rs,Rd	w		2								Rd16+Rs16→Rd16	1-	[3]	1	<b>‡</b>	1	\$		1
	ADD.L #xx:32,ERd	L	6									ERd32+#xx:32→ERd32	1-	[4]	1	<b>‡</b>	1	\$	;	3
	ADD.L ERs,ERd	L		2								ERd32+ERs32→ERd32	1-	[4]	1	<b>‡</b>	1	\$		1
ADDX	ADDX #xx:8,Rd	В	2									Rd8+#xx:8+C→Rd8	1-	. 1	1	[5]	1	\$		1
	ADDX Rs,Rd	В		2								Rd8+Rs8+C→Rd8	1-	. 1	1	[5]	1	\$		1
ADDS	ADDS #1,ERd	L		2								ERd32+1→ERd32	1-	-	_	_	<u> </u>	_		1
	ADDS #2,ERd	L		2								ERd32+2→ERd32	1-	-	_	_	<u> </u>	_		1
	ADDS #4,ERd	L		2								ERd32+4→ERd32	-	-	-	_	_	_		1
INC	INC.B Rd	В		2								Rd8+1→Rd8	1-	-	1	<b>‡</b>	1	_		1
	INC.W #1,Rd	w		2								Rd16+1→Rd16	1-	-	1	<b>‡</b>	1	_		1
	INC.W #2,Rd	w		2								Rd16+2→Rd16	1-	-	1	<b>‡</b>	1	_		1
	INC.L #1,ERd	L		2								ERd32+1→ERd32	1-	-	1	<b>‡</b>	1	_		1
	INC.L #2,ERd	L		2								ERd32+2→ERd32	-	-	\$	<b>‡</b>	<b>‡</b>	_		1
DAA	DAA Rd	В		2								Rd8 decimal adjust →Rd8	1-	. *	\$	<b>‡</b>	*	\$		1
SUB	SUB.B Rs,Rd	В		2								Rd8-Rs8→Rd8	1-	. 1	\$	<b>‡</b>	1	\$		1
	SUB.W #xx:16,Rd	w	4									Rd16-#xx:16→Rd16	1-	[3]	\$	<b>‡</b>	1	\$	:	2
	SUB.W Rs,Rd	w		2								Rd16-Rs16→Rd16	1-	[3]	1	<b>‡</b>	1	<b>‡</b>		1
	SUB.L #xx:32,ERd	L	6									ERd32-#xx:32→ERd32	-	[4]	\$	<b>‡</b>	<b>‡</b>	<b>‡</b>	;	3
	SUB.L ERs,ERd	L		2								ERd32-ERs32→ERd32	-	[4]	\$	<b>‡</b>	<b>‡</b>	<b>‡</b>		1
SUBX	SUBX #xx:8,Rd	В	2									Rd8-#xx:8-C→Rd8	-	. 1	\$	[5]	<b>‡</b>	<b>‡</b>		1
	SUBX Rs,Rd	В		2								Rd8-Rs8-C→Rd8	-	. 1	\$	[5]	<b>‡</b>	<b>‡</b>		1
SUBS	SUBS #1,ERd	L		2								ERd32-1→ERd32	-	-	-	_	_	_		1
	SUBS #2,ERd	L		2								ERd32-2→ERd32	-	-	-	_	_	_		1
	SUBS #4,ERd	L		2								ERd32-4→ERd32	-	-	-	_	_	_		1
DEC	DEC.B Rd	В		2								Rd8-1→Rd8	-	-	\$	<b>‡</b>	1	_		1
	DEC.W #1,Rd	w		2								Rd16-1→Rd16	1-	-	1	<b>‡</b>	<b>‡</b>	_		1
	DEC.W #2,Rd	w		2								Rd16-2→Rd16	1-	-	1	<b>‡</b>	<b>‡</b>	_		1
	DEC.L #1,ERd	L		2								ERd32-1→ERd32	-	-	\$	<b>‡</b>	1	_		1
	DEC.L #2,ERd	L		2								ERd32-2→ERd32	1_	-	1	<b>‡</b>	1	_		1

			In			ssir on l					)			Con	ditio	on C	Code	e	No. Stat	of tes*1
	Mnemonic	Size	xx#	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(q,PC)	@ @ aa	ı	Operation	1	н	N	z	v	С	Normal	Advanced
DAS	DAS Rd	В		2								Rd8 decimal adjust →Rd8	1-	*	<b>\$</b>	<b>‡</b>	*	_	,	1
MULXU	MULXU.B Rs,Rd	В		2								Rd8×Rs8→Rd16 (unsigned multiplication)	-	_	-	_	_	_	1	2
	MULXU.W Rs,ERd	W		2								Rd16×Rs16→ERd32 (unsigned multiplication)	-		_	_	_	_	2	0
MULXS	MULXS.B Rs,Rd	В		4								Rd8×Rs8→Rd16 (signed multiplication)	-		<b>‡</b>	<b>‡</b>	_	_	1	3
	MULXS.W Rs,ERd	W		4								Rd16×Rs16→ERd32 (signed multiplication)	_	_	\$	\$	_	_	2	1
DIVXU	DIVXU.B Rs,Rd	В		2								Rd16÷Rs8→Rd16 (RdH: remainder, RdL: quotient) (unsigned division)	-	_	[6]	[7]	_	_	1	2
	DIVXU.W Rs,ERd	W		2								ERd32÷Rs16→ERd32 (Ed: remainder, Rd: quotient) (unsigned division)		_	[6]	[7]	_	_	2	0
DIVXS	DIVXS.B Rs,Rd	В		4								Rd16÷Rs8→Rd16 (RdH: remainder, RdL: quotient) (signed division)	-	_	[8]	[7]	_	_	1	3
	DIVXS.W Rs,ERd	W		4								ERd32÷Rs16→ERd32 (Ed: remainder, Rd: quotient) (signed division)	-	_	[8]	[7]	_	_	2	1
СМР	CMP.B #xx:8,Rd	В	2									Rd8-#xx:8	-	<b>‡</b>	\$	\$	<b>‡</b>	<b>‡</b>		1
	CMP.B Rs,Rd	В		2								Rd8-Rs8	-	<b>‡</b>	\$	<b>‡</b>	<b>‡</b>	<b>‡</b>	,	1
	CMP.W #xx:16,Rd	w	4									Rd16-#xx:16	-	[3]	\$	<b>‡</b>	<b>‡</b>	<b>‡</b>	2	2
	CMP.W Rs,Rd	w		2								Rd16-Rs16	-	[3]	<b>‡</b>	\$	<b>‡</b>	<b>‡</b>	,	1
	CMP.L #xx:32,ERd	L	6									ERd32-#xx:32	-	[4]	<b>‡</b>	\$	<b>‡</b>	<b>‡</b>	3	3
	CMP.L ERs,ERd	L		2								ERd32-ERs32	-	[4]	<b>‡</b>	\$	<b>‡</b>	<b>‡</b>	,	1
NEG	NEG.B Rd	В		2								0-Rd8→Rd8	-	<b>‡</b>	<b>‡</b>	\$	<b>‡</b>	<b>‡</b>	,	1
	NEG.W Rd	w		2								0-Rd16→Rd16	-	<b>‡</b>	<b>‡</b>	\$	<b>‡</b>	<b>‡</b>	,	1
	NEG.L ERd	L		2								0-ERd32→ERd32	-	<b>‡</b>	\$	\$	<b>‡</b>	<b>‡</b>	,	1
EXTU	EXTU.W Rd	W		2								0 → ( <bits 5="" 8="" to=""> of Rd16)</bits>	-	_	0	<b>‡</b>	0	_		1
	EXTU.L ERd	L		2								0 → ( <bits 16="" 31="" to=""> of ERd32)</bits>	-	_	0	<b>‡</b>	0	_		1
EXTS	EXTS.W Rd	W		2								( <bit 7=""> of Rd16) → (<bits 15="" 8="" to=""> of Rd16)</bits></bit>		_	\$	\$	0	_	,	1
	EXTS.L ERd	L		2								( <bit 15=""> of ERd32) → (<bits 16="" 31="" to=""> of ERd32)</bits></bit>		E	\$	\$	0		•	1
TAS	TAS @ERd*2	В			4							ERd-0 $\rightarrow$ CCR set, (1) $\rightarrow$ ( <bit 7=""> of @ERd)</bit>			<b>‡</b>	<b>‡</b>	0	_	4	4





			lr		dres						)			Con	diti	on (	Cod	е	No. Stat	. of tes*1
	Mnemonic	Size	xx#	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)	@ @aa	ı	Operation	ı	Н	N	z	v	С	Normal	Advanced
MAC	MAC @ERn+,@ERm+	Car	nnot	be	used	d wi	th th	ne L	SI.	1									[2	2]
CLRMAC	CLRMAC	1																		
LDMAC	LDMAC ERs,MACH																			
	LDMAC ERs,MACL																			
STMAC	STMAC MACH,ERd																			
	STMAC MACL,ERd																			

# 3. Logic Instructions

			In		dre: ucti						)		(	Con	diti	on (	Code	е		. of tes <sup>*1</sup>
	Mnemonic	Size	***	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@ aa	@(d,PC)	@ @aa	I	Operation	ı	н	N	z	v	С	Normal	Advanced
AND	AND.B #xx:8,Rd	В	2									Rd8∧#xx:8→Rd8	-	-	1	1	0	_		1
	AND.B Rs,Rd	В		2								Rd8∧Rs8→Rd8	<u> </u>	_	\$	1	0	_		1
	AND.W #xx:16,Rd	w	4									Rd16∧#xx:16→Rd16	<u> </u>	_	\$	1	0	_	2	2
	AND.W Rs,Rd	w		2								Rd16∧Rs16→Rd16	<u> </u>	_	\$	1	0	_		1
	AND.L #xx:32,ERd	L	6									ERd32∧#xx:32→ERd32	<u> </u>	_	\$	1	0	_	;	3
	AND.L ERs,ERd	L		4								ERd32∧ERs32→ERd32	<u> </u>	_	\$	1	0	_	2	2
OR	OR.B #xx:8,Rd	В	2									Rd8∨#xx:8→Rd8	<u> </u>	_	\$	1	0	_		1
	OR.B Rs,Rd	В		2								Rd8∨Rs8→Rd8	<u> </u>	<u> </u>	\$	1	0	_		1
	OR.W #xx:16,Rd	w	4									Rd16√#xx:16→Rd16	<u> </u>	<u> </u>	\$	1	0	_	2	2
	OR.W Rs,Rd	w		2								Rd16√Rs16→Rd16	<u> </u>	_	\$	1	0	_		1
	OR.L #xx:32,ERd	L	6									ERd32∨#xx:32→ERd32	<u> </u>	_	\$	1	0	_	;	3
	OR.L ERs,ERd	L		4								ERd32√ERs32→ERd32	<u> </u>	_	\$	1	0	_	2	2
XOR	XOR.B #xx:8,Rd	В	2									Rd8⊕#xx:8→Rd8	<u> </u>	_	\$	1	0	_		1
	XOR.B Rs,Rd	В		2								Rd8⊕Rs8→Rd8	<u> </u>	_	\$	1	0	_		1
	XOR.W #xx:16,Rd	w	4									Rd16⊕#xx:16→Rd16	<u> </u>	_	\$	1	0	_	2	2
	XOR.W Rs,Rd	w		2								Rd16⊕Rs16→Rd16	<u> </u>	<u> </u>	\$	1	0	_		1
	XOR.L #xx:32,ERd	L	6									ERd32⊕#xx:32→ERd32	[-	_	1	1	0	_	;	3
	XOR.L ERs,ERd	L		4								ERd32⊕ERs32→ERd32	<u> </u>	-	1	1	0	_	2	2
NOT	NOT.B Rd	В		2								¬ Rd8→Rd8	<u> </u>	_	1	1	0	_		1
	NOT.W Rd	w		2								¬ Rd16→Rd16	<u> </u>	_	1	1	0	_		1
	NOT.L ERd	L		2								¬ ERd32→ERd32	[-	_	1	<b>1</b>	0	_		1



#### 4. Shift Instructions


			In		dres						i)					Con	ditio	on C	Code	е	No. State	
	Mnemonic	Size	*x#	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)	@ @aa	1		Operatio	n	ı	н	N	z	v	С	Normal	Advanced
SHAL	SHAL.B Rd	В		2											_	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	1	
	SHAL.B #2,Rd	В		2											_	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	1	
	SHAL.W Rd	W		2								Ĭ∏ <del>~</del> 厂		<b>-</b> 0	_	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	1	
	SHAL.W #2,Rd	W		2								C MSI	в 🕶	- LSB	_	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	1	1	
	SHAL.L ERd	L		2											_	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	1	1	
	SHAL.L #2,ERd	L		2											_	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	1	
SHAR	SHAR.B Rd	В		2											_	_	<b>‡</b>	<b>‡</b>	0	<b>‡</b>	1	
	SHAR.B #2,Rd	В		2											_	_	<b>‡</b>	<b>‡</b>	0	<b>‡</b>	1	
	SHAR.W Rd	W		2										-	_	_	<b>‡</b>	<b>‡</b>	0	<b>‡</b>	1	
	SHAR.W #2,Rd	W		2								MSI	в ——	LSB C	_	_	<b>‡</b>	<b>‡</b>	0	<b>‡</b>	1	
	SHAR.L ERd	L		2											_	_	<b>‡</b>	<b>‡</b>	0	<b>‡</b>	1	
	SHAR.L #2,ERd	L		2											_	_	<b>‡</b>	<b>‡</b>	0	<b>‡</b>	1	
SHLL	SHLL.B Rd	В		2											_	_	<b>‡</b>	<b>‡</b>	0	<b>‡</b>	1	
	SHLL.B #2,Rd	В		2											_	_	<b>‡</b>	<b>‡</b>	0	<b>‡</b>	1	
	SHLL.W Rd	W		2										<b>-</b> 0	_	_	<b>‡</b>	<b>‡</b>	0	<b>‡</b>	1	
	SHLL.W #2,Rd	W		2								C MSI	в 🕶	- LSB	_	_	<b>‡</b>	<b>‡</b>	0	<b>‡</b>	1	
	SHLL.L ERd	L		2											_	_	<b>‡</b>	<b>‡</b>	0	<b>‡</b>	1	
	SHLL.L #2,ERd	L		2											_	_	<b>‡</b>	<b>‡</b>	0	<b>‡</b>	1	
SHLR	SHLR.B Rd	В		2											_	_	0	<b>‡</b>	0	<b>‡</b>	1	
	SHLR.B #2,Rd	В		2											_	_	0	<b>‡</b>	0	<b>‡</b>	1	
	SHLR.W Rd	W		2								0-		-	_	_	0	<b>‡</b>	0	<b>‡</b>	1	
	SHLR.W #2,Rd	W		2								MS	в ——	LSB C	_	_	0	<b>‡</b>	0	<b>‡</b>	1	
	SHLR.L ERd	L		2											_	_	0	<b>‡</b>	0	<b>‡</b>	1	
	SHLR.L #2,ERd	L		2											_	_	0	<b>‡</b>	0	<b>‡</b>	1	
ROTXL	ROTXL.B Rd	В		2											_	_	\$	<b>‡</b>	0	<b>‡</b>	1	
	ROTXL.B #2,Rd	В		2											_	_	\$	<b>‡</b>	0	<b>‡</b>	1	
	ROTXL.W Rd	W		2								1 474			_	-	\$	<b>‡</b>	0	<b>‡</b>	1	
	ROTXL.W #2,Rd	W		2								CN	MSB <del>◄</del>	LSB	_	-	\$	<b>‡</b>	0	<b>‡</b>	1	
	ROTXL.L ERd	L		2								]		-	_	-	\$	<b>‡</b>	0	<b>‡</b>	1	
	ROTXL.L #2,ERd	L		2								1			_	-	1	<b>‡</b>	0	1	1	

			Ir			ssir on l					)		C	Con	ditio	on C	Code	е	No. Stat	of es*1
	Mnemonic	Size	xx#	R	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(q,PC)	@ @aa	I	Operation	ı	н	N	z	v	С	Normal	Advanced
ROTXR	ROTXR.B Rd	В		2									_	_	<b>\$</b>	<b>1</b>	0	<b>‡</b>	1	
	ROTXR.B #2,Rd	В		2									_	_	\$	<b>‡</b>	0	$\leftrightarrow$	1	ı
	ROTXR.W Rd	w		2									_	_	\$	<b>‡</b>	0	<b>‡</b>	1	ı
	ROTXR.W #2,Rd	W		2								MSB → LSB C	_	_	<b>‡</b>	<b>‡</b>	0	<b>\$</b>	1	l
	ROTXR.L ERd	L		2								INIOD - LOB C	_	_	<b>‡</b>	<b>‡</b>	0	<b>‡</b>	1	
	ROTXR.L #2,ERd	L		2									_	_	<b>‡</b>	<b>‡</b>	0	<b>‡</b>	1	
ROTL	ROTL.B Rd	В		2									_	_	<b>‡</b>	<b>‡</b>	0	<b>‡</b>	1	
	ROTL.B #2,Rd	В		2									_	_	<b>‡</b>	<b>‡</b>	0	<b>‡</b>	1	
	ROTL.W Rd	w		2									_	_	<b>‡</b>	<b>‡</b>	0	<b>‡</b>	1	
	ROTL.W #2,Rd	w		2								C MSB ← LSB	_	_	<b>‡</b>	<b>‡</b>	0	<b>‡</b>	1	
	ROTL.L ERd	L		2								C MISB - FOR	_	_	\$	<b>‡</b>	0	<b>‡</b>	1	
	ROTL.L #2,ERd	L		2									_	_	\$	<b>‡</b>	0	<b>‡</b>	1	
ROTR	ROTR.B Rd	В		2									_	_	\$	<b>‡</b>	0	<b>‡</b>	1	
	ROTR.B #2,Rd	В		2									_	_	\$	\$	0	<b>‡</b>	1	ı
	ROTR.W Rd	W		2									_	_	\$	\$	0	<b>‡</b>	1	ı
	ROTR.W #2,Rd	W		2								MSB → LSB C	_	_	<b>‡</b>	<b>‡</b>	0	<b>‡</b>	1	
	ROTR.L ERd	L		2								MSB ──► LSB C	_	_	\$	<b>‡</b>	0	<b>‡</b>	1	
	ROTR.L #2,ERd	L		2									_	_	\$	1	0	<b>‡</b>	1	

# 5. Bit Manipulation Instructions

			In		dres						)		(	Con	ditio	on C	Code	е	No. Stat	of tes*1
	Mnemonic	Size	xx#	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)	ee @ @	ı	Operation	ı	н	N	z	v	С	Normal	Advanced
BSET	BSET #xx:3,Rd	В		2								(#xx:3 of Rd8)←1	_	_	_	_	_	_	1	l
	BSET #xx:3,@ERd	В			4							(#xx:3 of @ERd)←1	_	_	_	_	_	_	4	4
	BSET #xx:3,@aa:8	В						4				(#xx:3 of @aa:8)←1	_	_	_	_	_	_	4	4
	BSET #xx:3,@aa:16	В						6				(#xx:3 of @aa:16)←1	-	_	_	_	_	_	5	5
	BSET #xx:3,@aa:32	В						8				(#xx:3 of @aa:32)←1	-	_	-	_	_	_	6	3
	BSET Rn,Rd	В		2								(Rn8 of Rd8)←1	-	-	-	_	-	_	1	I
	BSET Rn,@ERd	В			4							(Rn8 of @ERd)←1	-	_	-	_	_	-	4	1
	BSET Rn,@aa:8	В						4				(Rn8 of @aa:8)←1	_	_	_	_	_	_	4	1
	BSET Rn,@aa:16	В						6				(Rn8 of @aa:16)←1	_	_	-	_	_	_	5	5
	BSET Rn,@aa:32	В						8				(Rn8 of @aa:32)←1	_	_	-	_	_	_	6	6
BCLR	BCLR #xx:3,Rd	В		2								(#xx:3 of Rd8)←0	_	_	_	_	_	_	1	ı
	BCLR #xx:3,@ERd	В			4							(#xx:3 of @ERd)←0	_	_	_	_	_	_	4	4
	BCLR #xx:3,@aa:8	В						4				(#xx:3 of @aa:8)←0	_	_	_	_	_	_	4	1
	BCLR #xx:3,@aa:16	В						6				(#xx:3 of @aa:16)←0	-	_	-	_	_	_	5	5
	BCLR #xx:3,@aa:32	В						8				(#xx:3 of @aa:32)←0	-	_	-	_	_	_	6	6
	BCLR Rn,Rd	В		2								(Rn8 of Rd8)←0	_	_	_	_	_	_	1	ı
	BCLR Rn,@ERd	В			4							(Rn8 of @ERd)←0	-	_	-	_	_	_	4	1
	BCLR Rn,@aa:8	В						4				(Rn8 of @aa:8)←0	<u> </u>	-	-	_	_	_	4	1
	BCLR Rn,@aa:16	В						6				(Rn8 of @aa:16)←0	<u> </u>	_	-	_	_	_	5	5
	BCLR Rn,@aa:32	В						8				(Rn8 of @aa:32)←0	_	_	_	_	_	_	6	6
BNOT	BNOT #xx:3,Rd	В		2								(#xx:3 of Rd8)← [¬ (#xx:3 of Rd8)]	-	-	-	_	_	_	1	ı
	BNOT #xx:3,@ERd	В			4							(#xx:3 of @ERd)← [¬ (#xx:3 of @ERd)]	-	-	-	-	-	_	4	1
	BNOT #xx:3,@aa:8	В						4				(#xx:3 of @aa:8)← [¬ (#xx:3 of @aa:8)]		_		_	_		4	1
	BNOT #xx:3,@aa:16	В						6				(#xx:3 of @aa:16)← [¬ (#xx:3 of @aa:16)]		_	_	_		_	5	5
	BNOT #xx:3,@aa:32	В						8				(#xx:3 of @aa:32)← [¬ (#xx:3 of @aa:32)]							6	6
	BNOT Rn,Rd	В		2								(Rn8 of Rd8)← [¬ (Rn8 of Rd8)]	_		_				1	
	BNOT Rn,@ERd	В			4							(Rn8 of @ERd)← [¬ (Rn8 of @ERd)]	_	_	_	_	_		4	1
	BNOT Rn,@aa:8	В						4				(Rn8 of @aa:8)← [¬ (Rn8 of @aa:8)]	[-	_	-	_	_	[-]		1
	BNOT Rn,@aa:16	В						6				(Rn8 of @aa:16)← [¬ (Rn8 of @aa:16)]				_	_	_	5	5
	BNOT Rn,@aa:32	В						8				(Rn8 of @aa:32)← [¬ (Rn8 of @aa:32)]	_	_	_	_	_	_	6	3

			Ir		dre: ucti		_				)		(	Con	ditio	on C	Code	е	No Sta	. of tes <sup>*1</sup>
	Mnemonic	Size	***	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)	@ @ aa	ı	Operation	ı	н	N	z	v	С	Normal	Advanced
BTST	BTST #xx:3,Rd	В		2								¬ (#xx:3 of Rd8)→Z	<u> </u>	_	_	<b>‡</b>	_	_		1
	BTST #xx:3,@ERd	В			4							¬ (#xx:3 of @ERd)→Z	_	_	_	<b>‡</b>	_	_	,	3
	BTST #xx:3,@aa:8	В						4				¬ (#xx:3 of @aa:8)→Z	-	_	-	<b>‡</b>	_	_		3
	BTST #xx:3,@aa:16	В						6				¬ (#xx:3 of @aa:16)→Z	-	_	_	<b>‡</b>	_	_		4
	BTST #xx:3,@aa:32	В						8				¬ (#xx:3 of @aa:32)→Z	-	_	_	<b>‡</b>	_	_		5
	BTST Rn,Rd	В		2								¬ (Rn8 of Rd8)→Z	-	_	_	<b>‡</b>	_	_		1
	BTST Rn,@ERd	В			4							¬ (Rn8 of @ERd)→Z	<u> </u>	_	_	<b>‡</b>	_	_	:	3
	BTST Rn,@aa:8	В						4				¬ (Rn8 of @aa:8)→Z	<u> </u>	_	_	<b>‡</b>	_	_	:	3
	BTST Rn,@aa:16	В						6				¬ (Rn8 of @aa:16)→Z	<u> </u>	_	_	<b>‡</b>	_	_		4
	BTST Rn,@aa:32	В						8				¬ (Rn8 of @aa:32)→Z	-	-	_	<b>‡</b>	_	_		5
BLD	BLD #xx:3,Rd	В		2								(#xx:3 of Rd8)→C	-	-	_	_	_	<b>‡</b>		1
	BLD #xx:3,@ERd	В			4							(#xx:3 of @ERd)→C	_	-	_	_	_	<b>‡</b>		3
	BLD #xx:3,@aa:8	В						4				(#xx:3 of @aa:8)→C	<u> </u>	_	_	_	_	<b>‡</b>	:	3
	BLD #xx:3,@aa:16	В						6				(#xx:3 of @aa:16)→C	<u> </u>	_	_	_	_	<b>‡</b>		4
	BLD #xx:3,@aa:32	В						8				(#xx:3 of @aa:32)→C	_	_	_	_	_	\$		5
BILD	BILD #xx:3,Rd	В		2								¬ (#xx:3 of Rd8)→C	<u> </u>	_	_	_	_	<b>‡</b>		1
	BILD #xx:3,@ERd	В			4							¬ (#xx:3 of @ERd)→C	<u> </u>	_	_	_	_	<b>‡</b>	:	3
	BILD #xx:3,@aa:8	В						4				¬ (#xx:3 of @aa:8)→C	_	_	_	_	_	<b>‡</b>	;	3
	BILD #xx:3,@aa:16	В						6				¬ (#xx:3 of @aa:16)→C	<u> </u>	-	_	_	_	<b>‡</b>		4
	BILD #xx:3,@aa:32	В						8				¬ (#xx:3 of @aa:32)→C	<u> </u>	-	_	_	_	<b>‡</b>		5
BST	BST #xx:3,Rd	В		2								C→(#xx:3 of Rd8)	<u> </u>	_	_	_	_	_		1
	BST #xx:3,@ERd	В			4							C→(#xx:3 of @ERd)	<u> </u>	-	_	_	_	_		4
	BST #xx:3,@aa:8	В						4				C→(#xx:3 of @aa:8)	<u> </u>	-	_	_	_	_		4
	BST #xx:3,@aa:16	В						6				C→(#xx:3 of @aa:16)	_	-	_	_	_	_		5
	BST #xx:3,@aa:32	В						8				C→(#xx:3 of @aa:32)	<u> </u>	<u> </u>	<u> </u>	_	_	_	-	6
BIST	BIST #xx:3,Rd	В		2								¬ C→(#xx:3 of Rd8)	_	-	_	_	_	_		1
	BIST #xx:3,@ERd	В			4							¬ C→(#xx:3 of @ERd)	_	-	_	_	_	_		4
	BIST #xx:3,@aa:8	В						4				¬ C→(#xx:3 of @aa:8)	_	-	_	_	_	_		4
	BIST #xx:3,@aa:16	В						6				¬ C→(#xx:3 of @aa:16)	_	<u> </u>	_	_	_	_		5
	BIST #xx:3,@aa:32	В						8				¬ C→(#xx:3 of @aa:32)	_	<u> </u>	_	_	_	_	-	6





			In				ng M Leng				)			Con	diti	on C	ode	Э		. of tes <sup>*1</sup>
	Mnemonic	Size	*xx#	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@аа	@(d,PC)	@ @ aa	ı	Operation	1	н	N	z	v	С	Normal	Advanced
BAND	BAND #xx:3,Rd	В		2								C∧ (#xx:3 of Rd8)→C	-	-	_	_	_	<b>1</b>		1
	BAND #xx:3,@ERd	В			4							C∧ (#xx:3 of @ERd)→C	-	_	_	_	_	<b>‡</b>	;	3
	BAND #xx:3,@aa:8	В						4				C∧ (#xx:3 of @aa:8)→C	-	_	_	_	_	<b>‡</b>	;	3
	BAND #xx:3,@aa:16	В						6				C∧ (#xx:3 of @aa:16)→C	-	_	_	_	_	<b>‡</b>	4	4
	BAND #xx:3,@aa:32	В						8				C∧ (#xx:3 of @aa:32)→C	-	_	_	_	_	<b>‡</b>		5
BIAND	BIAND #xx:3,Rd	В		2								C∧ [¬ (#xx:3 of Rd8)]→C	-	_	_	_	_	<b>‡</b>		1
	BIAND #xx:3,@ERd	В			4							C∧ [¬ (#xx:3 of @ERd)]→C	-	_	_	_	_	<b>‡</b>	;	3
	BIAND #xx:3,@aa:8	В						4				C∧ [¬ (#xx:3 of @aa:8)]→C	-	_	_	_	_	<b>‡</b>	;	3
	BIAND #xx:3,@aa:16	В						6				C∧ [¬ (#xx:3 of @aa:16)]→C	-	_	_	_	_	<b>‡</b>	4	4
	BIAND #xx:3,@aa:32	В						8				C∧ [¬ (#xx:3 of @aa:32)]→C	-	_	_	_	_	<b>‡</b>		5
BOR	BOR #xx:3,Rd	В		2								C∨ (#xx:3 of Rd8)→C	-	_	_	_	_	<b>‡</b>		1
	BOR #xx:3,@ERd	В			4							C∨ (#xx:3 of @ERd)→C	-	_	_	_	_	<b>‡</b>	:	3
	BOR #xx:3,@aa:8	В						4				C∨ (#xx:3 of @aa:8)→C	-	_	_	_	_	<b>‡</b>	;	3
	BOR #xx:3,@aa:16	В						6				C∨ (#xx:3 of @aa:16)→C	-	_	_	_	_	<b>‡</b>	4	4
	BOR #xx:3,@aa:32	В						8				C∨ (#xx:3 of @aa:32)→C	-	_	_	_	_	<b>‡</b>		5
BIOR	BIOR #xx:3,Rd	В		2								C∨ [¬ (#xx:3 of Rd8)]→C	-	_	_	_	_	<b>‡</b>		1
	BIOR #xx:3,@ERd	В			4							C∨ [¬ (#xx:3 of @ERd)]→C	-	_	_	_	_	<b>‡</b>	;	3
	BIOR #xx:3,@aa:8	В						4				C∨ [¬ (#xx:3 of @aa:8)]→C	-	_	_	_	_	<b>‡</b>	;	3
	BIOR #xx:3,@aa:16	В						6				C∨ [¬ (#xx:3 of @aa:16)]→C	-	_	_	_	_	<b>‡</b>	4	4
	BIOR #xx:3,@aa:32	В						8				C∨ [¬ (#xx:3 of @aa:32)]→C	-	_	_	_	_	<b>‡</b>		5
BXOR	BXOR #xx:3,Rd	В		2								C⊕ (#xx:3 of Rd8)→C	-	_	_	_	_	<b>‡</b>		1
	BXOR #xx:3,@ERd	В			4							C⊕ (#xx:3 of @ERd)→C	-	_	_	_	_	<b>‡</b>	:	3
	BXOR #xx:3,@aa:8	В						4				C⊕ (#xx:3 of @aa:8)→C	-	_	_	_	_	<b>‡</b>	:	3
	BXOR #xx:3,@aa:16	В						6				C⊕ (#xx:3 of @aa:16)→C	-	_	_	_	_	<b>‡</b>	4	4
	BXOR #xx:3,@aa:32	В						8				C⊕ (#xx:3 of @aa:32)→C	1-	<u> </u>	_	_	_	<b>‡</b>		5
BIXOR	BIXOR #xx:3,Rd	В		2								C⊕ [¬ (#xx:3 of Rd8)]→C	1-	_	_	_	_	<b>‡</b>		1
	BIXOR #xx:3,@ERd	В			4							C⊕ [¬ (#xx:3 of @ERd)]→C	1-	_	_	_	_	<b>‡</b>	;	3
	BIXOR #xx:3,@aa:8	В						4				C⊕ [¬ (#xx:3 of @aa:8)]→C	1-	_	_	_	_	<b>‡</b>	:	3
	BIXOR #xx:3,@aa:16	В						6				C⊕ [¬ (#xx:3 of @aa:16)]→C	1-	_	_	_	_	<b>‡</b>	4	4
	BIXOR #xx:3,@aa:32	В						8				C⊕ [¬ (#xx:3 of @aa:32)]→C	1_	_	_	_	_	<b>1</b>		5

#### 6. Branch Instructions

			In		dre ucti					nd ⁄tes	)			(	Con	ditio	on C	Code	е	No. o	
	Mnemonic	Size	*x#	Rn	@ERn	@ (d,ERn)	@-ERn/@ERn+	@ aa	@(d,PC)	@ @aa	ı	Operation	Branch Condition	ı	н	N	z	v	ပ	Normal	Advanced
Всс	BRA d:8(BT d:8)	-							2		L	if condition is true then	Always	_	_	_	_	_	_	2	
	BRA d:16(BT d:16)	-							4			PC←PC+d else next;		_	_	_	_	_	_	3	
	BRN d:8(BF d:8)	-							2				Never	-	_	-	_	_	_	2	
	BRN d:16(BF d:16)	T-							4		Г			_	_	<u> </u>	_	_	_	3	
	BHI d:8	T-							2		Г		CvZ=0	_	_	_	_	_	_	2	
	BHI d:16	T-							4		Г			_	_	_	_	_	_	3	
	BLS d:8	T-							2		Т	1	C∨Z=1	_	_	_	_	_	_	2	
	BLS d:16	T-							4		Т	1		_	_	_	_	_	_	3	
	BCC d:8(BHS d:8)	T-							2	T	Т	1	C=0	_	_	_	_	_	_	2	
	BCC d:16(BHS d:16)	T-							4	T	Т	1		E	_	_	_	_	_	3	
	BCS d:8(BLO d:8)	T-							2	T	Т	1	C=1	_	_	_	_	_	_	2	
	BCS d:16(BLO d:16)	T-							4	T	Т	1		E	_	_	_	_	_	3	
	BNE d:8	T-							2	T	Т	1	Z=0	_	_	_	_	_	_	2	
	BNE d:16	T-							4	T	Т	1		_	_	_	_	_	_	3	
	BEQ d:8	T-							2		T	1	Z=1	_	_	_	_	_	_	2	_
	BEQ d:16	T-							4		T	1		_	_	_	_	_	_	3	_
	BVC d:8	T-							2		T	1	V=0	_	_	_	_	_	_	2	_
	BVC d:16	T_							4		T	1		_	_	_	_	_	_	3	_
	BVS d:8	T_							2		T	1	V=1	_	_	_	_	_	_	2	_
	BVS d:16	1-							4	T	T			_	_	_	_	_	_	3	_
	BPL d:8	T_							2	T	T	1	N=0	_	_	E	_	_		2	_
	BPL d:16	T_							4	T	T	1		=	_	E	_	_		3	_
	BMI d:8	1_							2	T	T	1	N=1	_	_	=	$\vdash$	_		2	_
	BMI d:16	T_							4	T	T	1		=	_	=	_	_		3	_
	BGE d:8	T_							2	T	T	1	N⊕V=0	_	_	=	_	_		2	_
	BGE d:16	1_							4		T	1		$\vdash$	_	_	_	_		3	_
	BLT d:8	1_							2	T	T	1	N⊕V=1	_	_	<u> </u>	_	_		2	_
	BLT d:16	T_							4	T	T	1		=	_	E	_	_		3	_
	BGT d:8	1_							2		T	1	Z√(N⊕V)=0	_	_	_	_	_		2	_
	BGT d:16	1_							4	T	T	1		$\vdash$	_	<u> </u>	_	_		3	_
	BLE d:8	1_							2	+	$\vdash$	1	Z√(N⊕V)=1	_	_	<u> </u>	_	_		2	
	BLE d:16	<del> </del>   -							4	$^{\dagger}$	t	†								3	_



			Ir	Ad			ng N Len				ı			Con	diti	on (	od	9		. of tes <sup>*1</sup>
	Mnemonic	Size	#xx	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)	@ @ aa	ı	Operation	ı	н	N	z	v	С	Normal	Advanced
JMP	JMP @ERn	<u> </u>			2							PC←ERn	1-	<u> </u>	<u> </u>	_	_	_	2	2
	JMP @aa:24							4				PC←aa:24	-	_	_	_	_	_	;	3
	JMP @@aa:8									2		PC←@aa:8	-	_	_	_	_	_	4	5
BSR	BSR d:8	T   -							2			PC←@-SP,PC←PC+d:8	-	_	_	_	_	_	3	4
	BSR d:16	T   -							4			PC←@-SP,PC←PC+d:16	-	_	_	_	_	_	4	5
JSR	JSR @ERn	T   -			2							PC←@-SP,PC←ERn	-	_	_	_	_	_	3	4
	JSR @aa:24	-						4				PC←@-SP,PC←aa:24	-	_	_	_	_	_	4	5
	JSR @@aa:8	-								2		PC←@-SP,PC←@aa:8	-	-	_	_	_	_	4	6
RTS	RTS										2	PC←@SP+	-	_	_	_	_	_	4	5

# 7. System Control Instructions

			Ir			ssir on l	_				)		(	Con	ditio	on C	Cod	е	No. Stat	of tes*1
	Mnemonic	Size	*xx	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)	@ @ aa	ı	Operation	ı	н	N	z	v	С	Normal	Advanced
TRAPA	TRAPA #xx:2	-										PC→@-SP,CCR→@-SP, EXR→@-SP, <vector>→PC</vector>	1	_	_	_	_	_	7 [9]	8 [9]
RTE	RTE	-										EXR←@SP+,CCR←@SP+, PC←@SP+	\$	\$	\$	\$	<b>‡</b>	\$	5 [	9]
SLEEP	SLEEP	_										Transition to power-down state	_	_	_	_	_	_	2	2
LDC	LDC #xx:8,CCR	В	2									#xx:8→CCR	\$	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	1	
	LDC #xx:8,EXR	В	4									#xx:8→EXR	<u> </u>	_	_	_	_	_	2	?
	LDC Rs,CCR	В		2								Rs8→CCR	1	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	1	
	LDC Rs,EXR	В		2								Rs8→EXR	_	_	_	_	_	_	1	
	LDC @ERs,CCR	W			4							@ERs-CCR	\$	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	3	3
	LDC @ERs,EXR	W			4							@ERs→EXR	-	_	_	_	_	_	3	3
	LDC @(d:16,ERs),CCR	W				6						@(d:16,ERs)→CCR	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	4	ļ
	LDC @(d:16,ERs),EXR	W				6						@(d:16,ERs)→EXR	-	_	_	_	_	_	4	ļ
	LDC @(d:32,ERs),CCR	W				10						@(d:32,ERs)→CCR	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	6	;
	LDC @(d:32,ERs),EXR	W				10						@(d:32,ERs)→EXR	-	_	_	_	_	_	6	;
	LDC @ERs+,CCR	W					4					@ERs→CCR,ERs32+2→ERs32	\$	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	4	ļ
	LDC @ERs+,EXR	W					4					@ERs→EXR,ERs32+2→ERs32	_	_	_	_	_	_	4	ļ
	LDC @aa:16,CCR	W						6				@aa:16→CCR	\$	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	1	4	1
	LDC @aa:16,EXR	W						6				@aa:16→EXR	<u> -</u>	_	_	_	_	<u> </u>	4	1
	LDC @aa:32,CCR	W						8				@aa:32→CCR	1	<b>‡</b>	\$	<b>‡</b>	<b>‡</b>	1	5	;
	LDC @aa:32,EXR	W						8				@aa:32→EXR	-	_	-	-	-	-	5	;



			In		dres		•				)		(	Con	ditio	on C	Code	е	No. Stat	. of tes <sup>*1</sup>
	Mnemonic	Size	xx#	Rn	@ERn	@ (d,ERn)	@-ERn/@ERn+	@ aa	@ (d,PC)	@ @aa	ı	Operation	ı	н	N	z	v	С	Normal	Advanced
STC	STC CCR,Rd	В		2								CCR→Rd8	-	_	_	_	_	_	1	1
	STC EXR,Rd	В		2								EXR→Rd8	-	_	_	_	_	_	1	1
	STC CCR,@ERd	W			4							CCR→@ERd	-	_	_	_	_	_	3	3
	STC EXR,@ERd	W			4							EXR→@ERd	-	_	_	_	_	_	3	3
	STC CCR,@(d:16,ERd)	W				6						CCR→@(d:16,ERd)	-	_	_	_	_	_	4	4
	STC EXR,@(d:16,ERd)	W				6						EXR→@(d:16,ERd)	-	_	_	_	_	_	4	4
	STC CCR,@(d:32,ERd)	W				10						CCR→@(d:32,ERd)	-	_	_	_	_	_	6	6
	STC EXR,@(d:32,ERd)	W				10						EXR→@(d:32,ERd)	-	_	_	_	_	_	6	6
	STC CCR,@-ERd	W					4					ERd32-2→ERd32,CCR→@ERd	-	_	_	_	_	_	2	4
	STC EXR,@-ERd	W					4					ERd32-2→ERd32,EXR→@ERd	-	_	_	_	_	_	2	4
	STC CCR,@aa:16	W						6				CCR→@aa:16	-	_	_	_	_	_	4	4
	STC EXR,@aa:16	W						6				EXR→@aa:16	-	_	_	_	_	_	4	4
	STC CCR,@aa:32	W						8				CCR→@aa:32	-	_	_	_	_	_	5	5
	STC EXR,@aa:32	W						8				EXR→@aa:32	-	_	_	_	_	_	5	5
ANDC	ANDC #xx:8,CCR	В	2									CCR∧#xx:8→CCR	1	\$	1	<b>‡</b>	<b>‡</b>	1	1	1
	ANDC #xx:8,EXR	В	4									EXR∧#xx:8→EXR	-	_	_	_	_	_	2	2
ORC	ORC #xx:8,CCR	В	2									CCR√#xx:8→CCR	\$	\$	1	<b>‡</b>	1	<b>‡</b>	1	1
	ORC #xx:8,EXR	В	4									EXR∨#xx:8→EXR	E			_	_		2	2
XORC	XORC #xx:8,CCR	В	2									CCR⊕#xx:8→CCR	\$	\$	<b>‡</b>	<b>‡</b>	1	1	1	1
	XORC #xx:8,EXR	В	4									EXR⊕#xx:8→EXR	Ŀ	Ŀ	_	_	_	_	2	2
NOP	NOP	_									2	PC←PC+2	-	_	=	_	_	=	1	1

#### 8. Block Transfer Instruction

			Ir	Ad istri	dre: ucti						)		ď	on	ditio	on C	od	е	No. Stat	of tes <sup>*1</sup>
	Mnemonic	Size	xx#	Rn	@ERn	@ (d,ERn)	@-ERn/@ERn+	@ aa	@ (q,PC)	@ @aa	1	Operation	ı	н	N	z	v	С	Normal	Advanced
EEPMOV	EEPMOV.B	_									4	if R4L≠0 Repeat @ER5→@ER6 ER5+1→ER5 ER6+1→ER6 R4L-1→R4L Until R4L=0 else next;		_	_	_		_	4+2	'n*3
	EEPMOV.W	_									4	if R4≠0 Repeat @ER5→@ER6 ER5+1→ER5 ER6+1→ER6 R4-1→R4 Until R4=0 else next;		_	_			_	4+2	'n*3

- Notes: 1. The number of states is the number of states required for execution when the instruction and its operands are located in on-chip memory.
  - 2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
  - 3. n is the initial value set in R4L or R4.
  - 4. Only registers ER0 to ER6 should be used when using the STM/LDM instruction.
  - [1] 7 states when the number of saved/restored registers is 2, 9 states when 3, and 11 states when 4.
  - [2] Cannot be used with the LSI.
  - [3] Set to 1 when there is a carry from or borrow to bit 11; otherwise cleared to 0.
  - [4] Set to 1 when there is a carry from or borrow to bit 27; otherwise cleared to 0.
  - [5] If the result is zero, the previous value of the flag is retained; otherwise the flag is cleared to 0.
  - [6] Set to 1 if the divisor is negative; otherwise cleared to 0.
  - [7] Set to 1 if the divisor is zero; otherwise cleared to 0.
  - [8] Set to 1 if the quotient is negative; otherwise cleared to 0.
  - [9] When EXR is valid, the number of states is increased by 1.



# **A.2** Instruction Codes

**Table A.2** Instruction Codes

Instruc-	Moomoo								Instruc	Instruction Format					
tion		Size	1st Byte	yte	2nd Byte	3yte	3rd Byte	4th Byte	5th Byte	eth Byte		7th Byte	8th Byte	9th Byte	10th Byte
ADD	ADD.B #xx:8,Rd	В	ω	Þ	IMM	Σ									
	ADD.B Rs,Rd	В	0	8	rs	rd									
	ADD.W #xx:16,Rd	>	7	6	-	p	N.	IMM							
	ADD.W Rs,Rd	>	0	6	S.	p									
	ADD.L #xx:32,ERd	_	7	A	-	0 erd		IMMI	Σ						
	ADD.L ERs,ERd	_	0	V	1 ers 0 erd	0 erd									
ADDS	ADDS #1,ERd	_	0	В	0	0 erd									
	ADDS #2,ERd	_	0	В	∞	0 erd									
	ADDS #4,ERd	_	0	В	 О	0 erd									
ADDX	ADDX #xx:8,Rd	В	6	ъ	IMM	Σ									
	ADDX Rs,Rd	В	0	ш	<u>₹</u>	ā									
AND	AND.B #xx:8,Rd	В	ш	ъ	IMM	Σ									
	AND.B Rs,Rd	В	-	9	S	Б									
	AND.W #xx:16,Rd	Ν	7	6	9	rd	N	IMM							
	AND.W Rs,Rd	>	9	9	LS.	p									
	AND.L #xx:32,ERd	_	7	A	9	0 erd		IMMI	Σ						
	AND.L ERS,ERd	_	0	-	ш	0	9 9	0 ers 0 erd							
ANDC	ANDC #xx:8,CCR	В	0	9	IMM	Σ									
	ANDC #xx:8,EXR	В	0	1	4	1	0 6	IMM							
BAND	BAND #xx:3,Rd	В	7	9	ОІММ	rd									
	BAND #xx:3,@ERd	В	7	O	0 erd	0	9 /	0 MMI:0							
	BAND #xx:3,@aa:8	В	7	ш	aps	S	9 /	0 MMI 0							
	BAND #xx:3,@aa:16	В	9	∢	-	0	В	abs	2 6	O IMM	0				
	BAND #xx:3,@aa:32	В	9	۷	3	0		abs	S		7	9	O IMMI O		
Bcc	BRA d:8 (BT d:8)	I	4	0	disp	g.									
	BRA d:16 (BT d:16)	I	2	80	0	0	ē	disp							
	BRN d:8 (BF d:8)	Ι	4	-	disp	d									
	BRN d:16 (BF d:16)	Ι	2	80	-	0	ij	disp							

netrio.								Instructio	Instruction Format				
tion	Minemonic	Size		1st Byte	2nd Byte	3rd Byte	4th Byte	5th Byte	6th Byte	7th Byte	8th Byte	9th Byte	10th Byte
Bcc	BHI d:8	I	4	2	dsip								
	BHI d:16	I	2	∞	2 0	disp	d						
	BLS d:8	1	4	3	disp								
	BLS d:16	1	2	8	3 0	dsip	d						
	BCC d:8 (BHS d:8)	1	4	4	dsip								
	BCC d:16 (BHS d:16)	I	5	80	4 0	dsip	d						
	BCS d:8 (BLO d:8)	I	4	2	dsip								
	BCS d:16 (BLO d:16)	I	2	ω	2 0	dsip	d						
	BNE d:8	I	4	9	dsip								
	BNE d:16	I	2	∞	0 9	dsip	d						
	BEQ d:8	I	4	7	dsip								
	BEQ d:16	1	2	8	0 2	disp	d						
	BVC d:8	I	4	8	dsip								
	BVC d:16	I	2	ω	0 8	disp	ď						
	BVS d:8	I	4	6	disp								
	BVS d:16	1	2	8	0 6	dsip	d						
	BPL d:8	1	4	Α	disp								
	BPL d:16	1	2	8	0 Y	dsip	d						
	BMI d:8	I	4	В	dsip								
	BMI d:16	1	2	8	B 0	disp	d						
	BGE d:8	I	4	ပ	disp								
	BGE d:16	1	2	8	C 0	dsip	d						
	BLT d:8	I	4	٥	disp								
	BLT d:16	I	2	ω	0 О	dsip	d						
	BGT d:8	I	4	Е	disp								
	BGT d:16	I	2	∞	О Ш	disb	d						
	BLE d:8	I	4	ш	disp								
	BLE d:16	1	2	8	Р 0	disp	d						



Instruc-	Magazia	ä					Instructi	Instruction Format				
tion		Size	1st Byte	2nd Byte	3rd Byte	4th Byte	5th Byte	6th Byte	7th Byte	8th Byte	9th Byte	10th Byte
BCLR	BCLR #xx:3,Rd	Ф	7 2	0 IMM rd								
	BCLR #xx:3, @ERd	В	7 D	0 erd 0	7 2	0 IMM 0						
	BCLR #xx:3, @aa:8	В	7 F	abs	7 2	0 IMM 0						
	BCLR #xx:3, @aa:16	В	9 Y	1 8	,,	abs	7 2	0 MMI 0				
	BCLR #xx:3,@aa:32	Ф	9 9	3		a	abs		7 2	0 MMI 0		
	BCLR Rn,Rd	В	6 2	rn rd								
	BCLR Rn, @ERd	В	7 D	0 erd 0	6 2	0 W						
	BCLR Rn, @aa:8	Ф	7 F	abs	6	0						
	BCLR Rn,@aa:16	М	9 9	1 8		abs	6	0				
	BCLR Rn, @aa:32	ш	9 9	3		, a	abs		6	0		
BIAND	BIAND #xx:3,Rd	Ф	9 /	1 IMM rd								
	BIAND #xx:3,@ERd	Ф	2 2	0 erd 0	9 /	1 IMM 0						
	BIAND #xx:3,@aa:8	Ф	7 E	abs	9 /	1 IMM 0						
	BIAND #xx:3,@aa:16	В	9 9	1 0		abs	9 /	1 IMM 0				
	BIAND #xx:3,@aa:32	В	9 Y	3 0		а	abs		9 /	1 IMM 0		
BILD	BILD #xx:3,Rd	Ф	7 7	1 IMM rd								
	BILD #xx:3,@ERd	В	7 C	0 erd 0	7 7	1 IMM 0						
	BILD #xx:3, @aa:8	В	7 E	abs	7 7	1 IMM 0						
	BILD #xx:3,@aa:16	В	6 A	1 0	,,	abs	7 7	1 IMM 0				
	BILD #xx:3, @aa:32	В	9 9	3 0		В	abs		7 7	1 IMM 0		
BIOR	BIOR #xx:3,Rd	В	7 4	1 IMM rd								
	BIOR #xx:3,@ERd	В	7 C	0 erd 0	7 4	1 IMM 0						
	BIOR #xx:3,@aa:8	В	7 E	abs	7 4	1 IMM 0						
	BIOR #xx:3,@aa:16	Ф	9 9	1 0		abs	7 4	1 IMM 0				
	BIOR #xx:3,@aa:32	В	9 9	3 0		ø	abs		7 4	1 IMM 0		

Instruc-	Mpemonic	ä					Instruc	Instruction Format				
tion		Size	1st Byte	2nd Byte	3rd Byte	4th Byte	5th Byte	6th Byte	7th Byte	8th Byte	9th Byte	10th Byte
BIST	BIST #xx:3,Rd	Ф	2 9	1 IMM rd								
	BIST #xx:3,@ERd	В	7 D	0 erd 0	2 9	1 IMM 0						
	BIST #xx:3,@aa:8	В	7 F	abs	2 9	1 IMM 0						
	BIST #xx:3,@aa:16	ω	9 9	1 8	В	abs	9	1 IMM 0				
	BIST #xx:3,@aa:32	Ф	9 9	3		al	abs		2 9	1 IMM 0		
BIXOR	BIXOR #xx:3,Rd	В	7 5	1 IMM rd								
	BIXOR #xx:3, @ERd	В	7 C	0 erd 0	9 /	1 IMM 0						
	BIXOR #xx:3,@aa:8	Ф	7 E	aps	7 5	1 IMM 0						
	BIXOR #xx:3,@aa:16	ш	9 9	1	В	abs	7 5	1 IMM 0				
	BIXOR #xx:3,@aa:32	Ф	9 9	3 0		al	abs		7 5	1 IMM 0		
BLD	BLD #xx:3,Rd	Ф	7 7	0 IMM rd								
	BLD #xx:3,@ERd	В	2 C	0 erd 0	2 2	0 MMI 0						
	BLD #xx:3,@aa:8	Ф	7 E	abs	2 2	0 MMI 0						
	BLD #xx:3, @aa:16	В	6 A	1 0	а	abs	7 7	O IMM O				
	BLD #xx:3,@aa:32	В	9 y	3 0		al	abs		2 2	0 MMI 0		
BNOT	BNOT #xx:3,Rd	Ф	7 1	0 IMM rd								
	BNOT #xx:3,@ERd	В	7 D	0 erd 0	7 1	0 IMM 0						
	BNOT #xx:3, @aa:8	В	7 F	abs	7 1	0 IMM 0						
	BNOT #xx:3, @aa:16	В	6 A	1 8	а	abs	7 1	O IMM O				
	BNOT #xx:3, @aa:32	ω	9 9	3		al	abs		7 1	0 IMM 0		
	BNOT Rn,Rd	Ф	6 1	rn								
	BNOT Rn, @ERd	В	7 D	0 erd 0	6 1	m 0						
	BNOT Rn, @aa:8	ω	7 F	abs	6	0 Ш						
	BNOT Rn, @aa:16	Ф	9 A	1 8	В	abs	6 1	uu 0				
	BNOT Rn, @aa:32	В	9 9	3 8		al	abs		6 1	n 0		



Instruc-	Moomoonio								Instruc	Instruction Format				
tion		Size	1st Byte	2nd Byte	3rd Byte	3yte	4th Byte	te e	5th Byte	eth Byte	7th Byte	8th Byte	9th Byte	10th Byte
BOR	BOR #xx:3,Rd	В	4 4	0 IMM rd										
	BOR #xx:3,@ERd	В	O /	0 erd 0	7	4	O IMM	0						
	BOR #xx:3,@aa:8	В	2 E	abs	7	4	о імм	0						
	BOR #xx:3,@aa:16	В	V 9	1 0		aps	Sı		7 4	0 MMI 0				
	BOR #xx:3,@aa:32	В	9 y	3 0				abs			7 4	O IMM O		
BSET	BSET #xx:3,Rd	В	0 /	0 IMM rd										
	BSET #xx:3,@ERd	В	0 /	0 erd 0	7	0	ОІММ	0						
	BSET #xx:3,@aa:8	В	7 F	abs	7	0	O IMM	0						
	BSET #xx:3,@aa:16	В	V 9	1 8		abs	St		0 2	0 MMI 0				
	BSET #xx:3,@aa:32	В	V 9	3 8				abs			0 2	0 MMI 0		
	BSET Rn,Rd	В	0 9	E E										
	BSET Rn, @ERd	В	Q 2	0 erd 0	9	0	ш	0						
	BSET Rn, @aa:8	В	7 F	aps	9	0	E	0						
	BSET Rn, @aa:16	В	9 9	8		abs	Sı		0 9	0 L				
	BSET Rn,@aa:32	В	V 9	3 8				abs			0 9	rn 0		
BSR	BSR d:8	I	5 5	dsip										
	BSR d:16	1	2 S	0 0		disp	d;							
BST	BST #xx:3,Rd	В	2 9	0 IMM rd										
	BST #xx:3, @ERd	В	Q 2	0 erd 0	9	7	O IMM	0						
	BST #xx:3, @aa:8	В	7 F	abs	9	7	ОІММ	0						
	BST #xx:3, @aa:16	В	9 9	1 8		abs	S		9	0 MMI 0				
	BST #xx:3, @aa:32	В	9 y	3 8				abs			2 9	O IMM O		
BTST	BTST #xx:3,Rd	В	7 3	0 IMM rd										
	BTST #xx:3,@ERd	В	2 C	0 erd 0	7	က	ОІММ	0						
	BTST #xx:3,@aa:8	В	7 E	aps	7	က	ОІММ	0						
	BTST #xx:3,@aa:16	В	9 9	1 0		aps	S		7 3	0 IMM 0				
	BTST #xx:3,@aa:32	В	9 9	3 0				abs			7 3	0 IMM 0		
	BTST Rn,Rd	В	6 3	rn rd										
	BTST Rn,@ERd	В	2 C	0 erd 0	9	8	Ε	0						

Instriic.										Instructi	Instruction Format				
tion	Minemonic	Size	1st	1st Byte	2nd Byte		3rd Byte	t t	4th Byte	5th Byte	6th Byte	7th Byte	8th Byte	9th Byte	10th Byte
BTST	BTST Rn, @aa:8	В	7	ш	abs		6 3	٤	0						
	BTST Rn,@aa:16	В	9	Α	1	0	а	abs		6 3	rn 0				
	BTST Rn,@aa:32	В	9	Α	3	0			abs	S		6 3	n 0		
BXOR	BXOR #xx:3,Rd	В	7	2	O IMM	rd D									
	BXOR #xx:3,@ERd	В	7	ပ	0 erd	0	7 5	0 ІММ	۸ 0						
	BXOR #xx:3,@aa:8	В	7	ш	abs		7 5	0 IMM	0						
	BXOR #xx:3,@aa:16	В	9	٧	1	0	а	abs		2 2	0 MMI 0				
	BXOR #xx:3,@aa:32	В	9	⋖	m	0			abs	SC		7 5	0 MMI 0		
CLRMAC CLRMAC	CLRMAC	ı	Cann	ot be u	Cannot be used with the	e LSI.									
CMP	CMP.B #xx:8,Rd	В	∢	5	MMI										
	CMP.B Rs,Rd	В	-	ပ	รา	ē									
	CMP.W #xx:16,Rd	Ν	7	6	2		¥I	IMM							
	CMP.W Rs,Rd	>	-	۵	ร	Đ									
	CMP.L #xx:32,ERd	٦	7	⋖	2	erd			IMM	∑					
	CMP.L ERS,ERd	٦	1	ь	1 ers 0	erd									
DAA	DAA Rd	В	0	Н	0	rd									
DAS	DAS Rd	В	1	ш	0	rd Ld									
DEC	DEC.B Rd	В	1	٧	0	rd									
	DEC.W #1,Rd	>	-	В	5	Þ									
	DEC.W #2,Rd	W	1	В	٥	rd									
	DEC.L #1,ERd	٦	-	М	2 0	0 erd									
	DEC.L #2,ERd	L	1	В	F 0	erd									
DIVXS	DIVXS.B Rs,Rd	В	0	1	٥	0	5 1	rs	rd						
	DIVXS.W Rs,ERd	≯	0	-		0	5 3	ត	0 erd						
DIVXU	DIVXU.B Rs,Rd	В	2	1	rs.	p									
	DIVXU.W Rs,ERd	W	2	3	rs 0	erd									
EEPMOV	EEPMOV EEPMOV.B	I	7	Δ	2	O	5	∞	ш.						
	EEPMOV.W	I	7	В	О	4	5 9	8	ч.						

Instruc-										Instruction Format	on Forn	nat				
tion		Size	1st Byte		2nd Byte	3rd Byte	yte	4th Byte		5th Byte	6th Byte	Byte	7th Byte	8th Byte	9th Byte	10th Byte
EXTS	EXTS.W Rd	>	1 7	_	rd											
	EXTS.L ERd	٦	1 7	Ч.	. 0 erd											
EXTU	EXTU.W Rd	Μ	1 7	5	p											
	EXTU.L ERd	٦	1 7	7 7	o erd											
NC	INC.B Rd	В	0	0	ъ											
	INC.W #1,Rd	>	0 B	2	p.											
	INC.W #2,Rd	Μ	0 B	3 D	l rd											
	INC.L #1,ERd	٦	0 B	3 7	o erd											
	INC.L #2,ERd	П	0 B	3 F	. 0 erd											
JMP	JMP @ERn		5 9	0	ern 0											
	JMP @aa:24		5 A	_		abs										
	JMP @@aa:8		5 B	8	abs											
JSR	JSR @ERn		5 D	0	ern 0											
	JSR @aa:24	I	5 E			abs	,,									
	JSR @@aa:8	-	5 F		abs											
LDC	LDC #xx:8,CCR	В	0 7		IMM											
	LDC #xx:8,EXR	В	0	4	-	0	7	IMM								
	LDC Rs,CCR	В	0 3	0 8	SI											
	LDC Rs,EXR	В	0 3	1	ফ											
	LDC @ERs,CCR	8	0 1	4	0	9	6	ers	0							
	LDC @ERs,EXR	≥	0	4	-	9	6	0 ers	0							
'	LDC @(d:16,ERs),CCR	≥	0	4	0	9	В	ers	0	ס	disp					
	LDC @(d:16,ERs),EXR	≥	0	4	_	9	ь	0 ers	0	ס	disp					
	LDC @(d:32,ERs),CCR	≥	0	4	0	7	8	0 ers	9 0	Δ	7	0		ij	dsip	
	LDC @(d:32,ERs),EXR	≥	0	4	_	7	8	0 ers	9 0	Δ	7	0		Θ	disp	
	LDC @ERs+,CCR	≥	0	4	0	9	0	ers	0							
•	LDC @ERs+,EXR	≥	0	4	-	9	٥	0 ers	0							
	LDC @aa:16,CCR	≥	0	4	0	9	В	0	0	ס	disp					
	LDC @aa:16,EXR	≥	0	4	-	9	В	0	0	٦	disp					

Instruc-											Instructic	Instruction Format				
tion		Size	1st Byte	3yte	2nd Byte	Byte	3rd Byte	3yte	4th	4th Byte	5th Byte	6th Byte	7th Byte	8th Byte	9th Byte	10th Byte
LDC	LDC @aa:32,CCR	8	0	_	4	0	9	В	2	0		at	abs			
	LDC @aa:32,EXR	8	0	1	4	-	9	В	2	0		at	abs			
LDM*3	LDM.L @SP+, (ERn-ERn+1)	٦	0	1	1	0	9	٥	7	0 ern+1						
	LDM.L @SP+, (ERn-ERn+2)	٦	0	-	2	0	9	۵	7	0 ern+2						
	LDM.L @SP+, (ERn-ERn+3)	٦	0	1	3	0	9	٥	7	0 em+3						
LDMAC	LDMAC ERS,MACH	٦	Canno	ot be u	Cannot be used with the LSI	h the L	SI.									
	LDMAC ERS, MACL	٦														
MAC	MAC @ERn+,@ERm+	I														
MOV	MOV.B #xx:8,Rd	В	ш	rd	N	IMM										
	MOV.B Rs,Rd	В	0	С	rs	rd										
	MOV.B @ERs,Rd	В	9	8	0 ers	rd										
	MOV.B @ (d:16,ERs),Rd	В	9	Е	0 ers	rd		disp	d.							
	MOV.B @(d:32,ERs),Rd	В	7	8	0 ers	0	9	Α	2	5		dsip	ds			
	MOV.B @ERs+,Rd	В	9	С	0 ers	rd										
	MOV.B @aa:8,Rd	В	2	rd	aţ	abs										
	MOV.B @aa:16,Rd	В	9	٨	0	Б		aps	s							
	MOV.B @aa:32,Rd	В	9	А	2	rd				abs	S					
	MOV.B Rs,@ERd	В	9	8	1 erd	ß										
	MOV.B Rs,@(d:16,ERd)	В	9	ш	1 erd	ফ		disp	۵							
	MOV.B Rs,@(d:32,ERd)	В	7	8	0 erd	0	9	⋖	⋖	బ		disp	ds			
	MOV.B Rs,@-ERd	В	9	С	1 erd	ফ										
	MOV.B Rs,@aa:8	В	က	LS.	ਲੋ	abs										
	MOV.B Rs,@aa:16	В	9	А	8	rs		abs	s							
	MOV.B Rs,@aa:32	В	9	A	⋖	ফ				abs	S					
	MOV.W #xx:16,Rd	8	7	9	0	Б		IMM	>							
	MOV.W Rs,Rd	8	0	D	rs	rd										
	MOV.W @ERs,Rd	8	9	6	0 ers	Б										
	MOV.W @(d:16,ERs),Rd	>	9	Н	0 ers	Þ		disp	۵							
	MOV.W @(d:32,ERs),Rd	>	7	8	0 ers	0	9	В	2	5		dķ	disp			



Instriig.										lus	Instruction Format	n Forr	nat				
tion	Minemonic	Size	1st	1st Byte	2nd Byte	3yte	3rd Byte	rte	4th Byte	5th	5th Byte	6th	6th Byte	7th Byte	8th Byte	9th Byte	10th Byte
MOV	MOV.W @ERs+,Rd	≥	9	Δ	0 ers	Þ											
	MOV.W @aa:16,Rd	≥	9	<u>а</u>	0	5		aps	(0								
	MOV.W @aa:32,Rd	>	9	В	2	Б			В	abs							
	MOV.W Rs, @ERd	Ν	9	6	1 erd	S											
	MOV.W Rs, @(d:16,ERd)	8	9	ш	1 erd	S		disp	Q.								
	MOV.W Rs, @(d:32,ERd)	>	7	80	0 erd	0	9	В	A IS				dsib				
	MOV.W Rs, @-ERd	Ν	9	۵	1 erd	ß											
	MOV.W Rs, @aa:16	>	9	В	80	S		abs	6								
	MOV.W Rs, @aa:32	>	9	В	∢	S			В	abs							
	MOV.L #xx:32,Rd	_	7	∢	0	0 erd			<b> </b>	MM							
	MOV.L ERS,ERd	_	0	ш.	1 ers	0 erd											
	MOV.L @ERS,ERd	_	0	-	0	0	9	6	0 ers 0 erd								
	MOV.L @(d:16,ERs),ERd	٦	0	-	0	0	9	В	0 ers 0 erd		disp	ď					
	MOV.L @(d:32,ERs),ERd	_	0	-	0	0	7	8	0 ers 0	9	В	2	0 erd		σ̈	disp	
	MOV.L @ERs+,ERd	Γ	0	1	0	0	9	D C	0 ers 0 erd								
	MOV.L @aa:16 ,ERd	٦	0	-	0	0	9	В	0 0 erd		aps	S					
	MOV.L @aa:32 ,ERd	_	0	-	0	0	9	В	2 0 erd				abs				
	MOV.L ERs,@ERd	Γ	0	1	0	0	9	9 1	1 erd 0 ers								
	MOV.L ERs, @(d:16,ERd)	_	0	-	0	0	9	Т	1 erd 0 ers		disp	d					
	MOV.L ERs, @(d:32,ERd)*1	_	0	-	0	0	7	8	0 erd 0	9	М	4	0 ers		Ġ	disp	
	MOV.L ERs,@-ERd	Γ	0	1	0	0	9	D 1	1 erd 0 ers								
	MOV.L ERs,@aa:16	_	0	-	0	0	9	В	8 0 ers		abs	တ္					
	MOV.L ERs,@aa:32	Г	0	-	0	0	9	В	A 0 ers				abs				
MOVFPE	MOVFPE MOVFPE @aa:16,Rd	В	Cann	ot be u	Cannot be used with the LSI	the LS	<del></del>										
MOVTPE	MOVTPE   MOVTPE Rs,@aa:16	В															
MULXS	MULXS.B Rs,Rd	В	0	-	ပ	0	2	0	rs rd								
	MULXS.W Rs,ERd	≥	0	-	ပ	0		7	rs 0 erd								
MULXU	MULXU.B Rs,Rd	В	2	0	బ	Þ											
	MULXU.W Rs,ERd	≯	2	7	S	0 erd											

Instruc-	Moomio	[							Instruction Format	n Format				
tion		Size	1st E	1st Byte	2nd Byte	3yte	3rd Byte	4th Byte	5th Byte	6th Byte	7th Byte	8th Byte	9th Byte	10th Byte
NEG	NEG.B Rd	М	-	7	8	5								
	NEG.W Rd	8	-	7	6	p								
	NEG.L ERd	_	-	7	В	0 erd								
NOP	NOP	Ι	0	0	0	0								
NOT	NOT.B Rd	М	-	7	0	5								
	NOT.W Rd	>	-	7	-	5								
	NOT.L ERd	_	-	7	3	0 erd								
OR	OR.B #xx:8,Rd	В	S	ē	IMM	Σ								
	OR.B Rs,Rd	В	τ-	4	S	p								
	OR.W #xx:16,Rd	8	7	6	4	p	AI.	IMM						
	OR.W Rs,Rd	>	9	4	<u>δ</u>	5								
	OR.L #xx:32,ERd	٦	7	٧	4	0 erd		MMI	M					
	OR.L ERS,ERd	_	0	1	ш	0	6 4	0 ers 0 erd						
ORC	ORC #xx:8,CCR	В	0	4	IMM	Σ								
	ORC #xx:8,EXR	В	0	1	4	1	0 4	MMI						
POP	POP.W Rn	Ν	9	D	7	Ľ								
	POP.L ERn	L	0	1	0	0	6 D	7 0 ern						
PUSH	PUSH.W Rn	>	9	۵	ш	٤								
	PUSH.L ERn	٦	0	1	0	0	6 D	F 0 ern						
ROTL	ROTL.B Rd	В	-	2	8	Þ								
	ROTL.B #2, Rd	В	1	2	၁	rd								
	ROTL.W Rd	Ν	1	2	6	rd								
	ROTL.W #2, Rd	>	-	2	Δ	Þ								
	ROTL.L ERd	_	-	7	Ф	0 erd								
	ROTL.L #2, ERd	٦	-	2	ш	0 erd								



Instruc-									Instruction Format	n Format				
tion	Minemonic	Size	1st Byte	3yte	2nd Byte	yte	3rd Byte	4th Byte	5th Byte	6th Byte	7th Byte	8th Byte	9th Byte	10th Byte
ROTR	ROTR.B Rd	В	-	3	8	Ð								
	ROTR.B #2, Rd	В	-	3	ပ	rd								
	ROTR.W Rd	>	-	3	6	rd								
	ROTR.W #2, Rd	Μ	1	3	۵	rd								
	ROTR.L ERd	٦	1	3	В 0	0 erd								
	ROTR.L #2, ERd	_	1	3	ь	0 erd								
ROTXL	ROTXL.B Rd	В	1	2	0	rd								
	ROTXL.B #2, Rd	В	1	2	4	rd								
	ROTXL.W Rd	Μ	_	2	τ	rd								
	ROTXL.W #2, Rd	8	-	2	2	rd								
	ROTXL.L ERd	_	-	2	3	erd								
	ROTXL.L #2, ERd	٦	1	2	2 0	0 erd								
ROTXR	ROTXR.B Rd	В	1	3	0	rd								
	ROTXR.B #2, Rd	В	-	3	4	Þ								
	ROTXR.W Rd	Μ	-	3	-	rd								
	ROTXR.W #2, Rd	8	1	3	2	rd								
	ROTXR.L ERd	_	-	3	3	erd								
	ROTXR.L #2, ERd	٦	1	3	7 0	erd								
RTE	RTE	I	2	9	7	0								
RTS	RTS	Ι	2	4	7	0								
SHAL	SHAL.B Rd	В	-	0	8	P.								
	SHAL.B #2, Rd	В	-	0	ပ	<u>r</u>								
	SHAL.W Rd	Μ	1	0	6	rd								
	SHAL.W #2, Rd	×	1	0	Ω	rd								
	SHAL.L ERd	_	-	0		0 erd								
	SHAL.L #2, ERd	_	-	0	 L	0 erd								

Instruc-										<u>=</u>	Instruction Format	n Form	at				
tion		Size		1st Byte	2nd Byte	Byte	3rd Byte	yte	4th Byte	5th	5th Byte	6th Byte	yte	7th Byte	8th Byte	9th Byte	10th Byte
SHAR	SHAR.B Rd	В	-	-	8	p											
	SHAR.B #2, Rd	В	1	1	၁	Þ											
	SHAR.W Rd	×	1	1	6	p											
	SHAR.W #2, Rd	>	-	-	Δ	5											
	SHAR.L ERd	_	-	1	В	0 erd											
	SHAR.L #2, ERd	_	-	-	ь	0 erd											
SHLL	SHLL.B Rd	В	1	0	0	p											
	SHLL.B #2, Rd	В	1	0	4	Þ											
	SHLL.W Rd	×	1	0	1	D.											
	SHLL.W #2, Rd	Ν	1	0	2	Þ											
	SHLL.L ERd	٦	1	0	3	0 erd											
	SHLL.L #2, ERd	Г	1	0	2	0 erd											
SHLR	SHLR.B Rd	В	1	1	0	p											
	SHLR.B #2, Rd	В	-	1	4	Б											
	SHLR.W Rd	8	-	1	-	Þ											
	SHLR.W #2, Rd	>	-	1	2	5											
	SHLR.L ERd	L	1	1	3	0 erd											
	SHLR.L #2, ERd	٦	1	1	2	0 erd											
SLEEP	SLEEP	I	0	1	8	0											
STC	STC.B CCR,Rd	В	0	7	0	5											
	STC.B EXR,Rd	В	0	7	-	5											
	STC.W CCR,@ERd	≥	0	-	4	0	9	9	erd 0								
	STC.W EXR, @ERd	≥	0	-	4	_	9	9	erd 0								
	STC.W CCR, @(d:16,ERd)	≷	0	-	4	0	9	Т	erd 0		disp	ي _					
	STC.W EXR, @(d:16, ERd)	≥	0	-	4	-	9	Т	erd 0		disp	ی					
	STC.W CCR, @(d:32,ERd)	>	0	-	4	0	7	8	erd 0	9	а	⋖	0		ģ	disp	
	STC.W EXR, @(d:32, ERd)	≥	0	-	4	-	7	8	erd 0	9	В	⋖	0		di	disp	
	STC.W CCR,@-ERd	8	0	1	4	0	9	D 1	erd 0								
	STC.W EXR,@-ERd	>	0	-	4	-	9	D 1	erd 0								



Instruc-											Instructio	Instruction Format				
tion		Size	1st Byte	3yte	2nd Byte	Byte	3rd Byte	3yte	4th Byte	3yte	5th Byte	6th Byte	7th Byte	8th Byte	9th Byte	10th Byte
STC	STC.W CCR,@aa:16	8	0	-	4	0	9	В	8	0	al	abs				
	STC.W EXR, @aa:16	>	0	-	4	-	9	В	80	0	a l	abs				
	STC.W CCR,@aa:32	>	0	-	4	0	9	Ф	4	0		abs	S			
	STC.W EXR, @aa:32	8	0	-	4	-	9	Ф	∢	0		abs	SC			
STM*3	STM.L (ERn-ERn+1), @-SP	٦	0	-	-	0	9	٥	ш	0 ern						
	STM.L (ERn-ERn+2), @-SP	_	0	-	2	0	9	۵	ш	0 ern						
	STM.L (ERn-ERn+3), @-SP	٦	0	-	က	0	9	۵	ш	0 ern						
STMAC	STMAC MACH, ERd	_	Canno	ot be us	Cannot be used with the LS	h the L	SI.									
	STMAC MACL, ERd	_														
SUB	SUB.B Rs,Rd	В	-	80	S.	ъ										
	SUB.W #xx:16,Rd	8	7	6	3	rd		IMM	\ \							
	SUB.W Rs,Rd	Μ	1	6	SJ	rd										
	SUB.L #xx:32,ERd	٦	7	Α	3	0 erd				IMM	1					
	SUB.L ERS,ERd	_	1	Α	1 ers 0 erd	0 erd										
SUBS	SUBS #1,ERd	٦	-	В	0	0 erd										
	SUBS #2,ERd	_	-	В	8	0 erd										
	SUBS #4,ERd	٦	1	В	6	0 erd										
SUBX	SUBX #xx:8,Rd	В	В	Б	IMM	Σ										
	SUBX Rs,Rd	В	1	Е	rs	rd										
TAS	TAS @ERd*2	В	0	1	Е	0	7	В	0 erd	ပ						
TRAPA	TRAPA #x:2	Ι	2	7	MMI 00	0										
XOR	XOR.B #xx:8,Rd	В	۵	ъ	IMM	Σ										
	XOR.B Rs,Rd	В	1	2	SJ	rd										
	XOR.W #xx:16,Rd	8	7	6	2	гd		IMM	_							
	XOR.W Rs,Rd	8	9	5	rs	rd										
	XOR.L #xx:32,ERd	٦	7	Α	9	0 erd				IMM	ı					
	XOR.L ERS,ERd	_	0	-	ш	0	9	2	0 ers 0 erd	0 erd						

Instruc-	oi com ou M								Instruction Format	n Format				
tion	мпешошс	Size		1st byte	2nd byte		3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
XORC	XORC #xx:8,CCR	В	0	2	IMM									
	XORC #xx:8,EXR	В	0	1	4 1		0 5	IMM						
Notes: 1	1. Bit 7 of the 4th byte of the MOV.L ERs, @ (d:32, ERd) instruction can be either 0 or 1. 2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction. 3. Only registers ER0 to ER6 should be used when using the STM/LDM instruction.	of the :R1, E o ER(	MOV ER4, o 3 shou	.L ER r ER5 ild be	s, @ (d:: should l used wh	32, ER be use ien usii	d) instruc d when u ng the ST	tion can be sing the TA\$	either 0 or 1 S instruction ruction.					
Legend IMM: abs:	Immediate data (2, 3, 8, 16, or 32 bits) Absolute address (8, 16, 24, or 32 bits)	data i ddress	(2, 3, 8 s (8, 1	8, 16, 6, 24,	or 32 bit or 32 bi	s) ts)								
disp: rs, rd, rn: ers, erd,	ern, erm:	ent (8 eld (4 eld (3 eld (3 elRm, 1	, 16, c bits, ir bits, ir respec	acement (8, 16, or 32 bit ster field (4 bits, indicatin ster field (3 bits, indicatin and ERm, respectively.)	its) ng an 8- ng an ac ng .)	bit or 1	16-bit regi register α	Displacement (8, 16, or 32 bits) Register field (4 bits, indicating an 8-bit or 16-bit register. rs, rd, and rn correspond to operand formats Rs, Rd, and Rn, respectively.) Register field (3 bits, indicating an address register or 32-bit register. ers, erd, ern, and ern correspond to operand formats ERs, ERd, ERn, and ERm, respectively.)	and rn corre ster. ers, er	spond to op d, ern, and e	perand form erm corresp	ats Rs, Rd, ond to oper	and Rn, respand formats	oectively.) ERs, ERd,
The corre	The correspondence between register fields and general registers is shown in the following table.	egist(	er fielc	ls and	general	regist	ərs is sho	wn in the fol	llowing tabl€	ai				
Addi 32-B	Address Registers 32-Bit Registers		_	6-Bit I	16-Bit Register	Ŀ	,	8-Bit	8-Bit Register					
Register Field	. General Register	, <del></del>	Register Field	ře	General Registe	General Register	. – <b>–</b>	Register Field	General Register					
000	ER0	Ĭ	0000		RO	0		0000	ROH					
•	• ER1	_	•		Σ•	_		•	R1H •					
•	•		•		•			•	•					
•	•		•		•			•	•					
111	ER7	٠ ,	0111		R7	_ <		0111	R7H					
		•	1001		<u>п</u>	- c		1001	RUL R1L					
			•		•			•	•					
			•		•			•	•					
			•		•			•	•					
		,	1111		E7	_		1111	R7L					

# **A.3** Operation Code Map

Table A.3 shows the operation code map.

**Table A.3** Operation Code Map (1)

	_																
	ш	Table A.3 (2)	Table A.3 (2)			BLE											
	ш	ADDX	SUBX			BGT	JSR		4.3 (3)								
	۵	>	۵			BLT		MOV	Table A.3 (3)								
	O	MOV	CMP			BGE	BSR										
1 is 0.	В	Table A.3 (2)	Table A.3 (2)			BMI			EEPMOV								
<ul> <li>Instruction when most significant bit of BH is 0.</li> <li>Instruction when most significant bit of BH is 1.</li> </ul>	∢	Table A.3 (2)	Table A.3 (2)			BPL	JMP	Table A.3 (2)	Table A.3 (2)								
st significa st significa	6					BVS		_	Table A.3 (2)								
when mos	80	ADD	SUB	٥	nj	BVC	Table A.3 (2)	MOV	MOV	0	×	_	×		~	0	
nstruction	7	LDC	Table A.3 (2)	2	MOV.B	BEQ	TRAPA	BST	BLD BILD	ADD	ADDX	CMP	SUBX	OR	XOR	AND	MOV
	9	ANDC	AND			BNE	RTE	AND	BAND B								
	2	XORC	XOR			BCS	BSR	XOR	BXOR B								
	4	ORC	OR			BCC	RTS	OR	BOR B								
2nd byte	ю	DC LDMAC	Table A.3 (2)			BLS	DIVXU	i i	<u> </u>								
	2	STC *	J			BH	MULXU	6	ACE Y								
1st byte	-	Table S A.3 (2)	Table A.3 (2)			BRN	DIVXU	i i									
n code:	0	NOP	Table A.3 (2)			BRA	MULXU	I C	B SE								
Instruction code:	4 4	0	-	2	е	4	2	9	7	8	თ	∢	В	ပ	۵	ш	ш

Note: \* Cannot be used with the LSI.

#### Table A.3 **Operation Code Map (2)**

ш	Table A.3 (3)		INC		SHAL	SHAR	ROTL	ROTR	EXTS		DEC		BLE			
ш	TAS												BGT			
۵	Table A.3 (3)		INC						EXTS		DEC		BLT			
ပ	Table A.3 (3)	ADD		MOV	SHAL	SHAR	ROTL	ROTR		SUB		CMP	BGE	MOVTPE*		
В		AD		W					NEG	วร		S	BMI			
∢	CLRMAC*												BPL	MOV		
6			SC		AL	٩R	2	TR	o		38		BVS			
80	SLEEP		ADDS		SHAL	SHAR	ROTL	ROTR	NEG		SUBS		BVC	MOV		
7			INC		SHLL	SHLR	ROTXL	ROTXR	EXTU		DEC		BEQ			
9	MAC												BNE		AND	AND
2			INC						EXTU		DEC		BCS		XOR	XOR
4	LDC				SHLL	SHLR	ROTXL	ROTXR					BCC	MOVFPE*	OR	OR
8	STM								NOT				BLS	Table A.3 (4)	SUB	SUB
2													ВНІ	MOV	CMP	CMP
-	LDM				SHLL	SHLR	ROTXL	ROTXR	NOT				BRN	Table A.3 (4)	ADD	ADD
0	MOV	INC	ADDS	DAA	S. H	HS	RO.	RO	ž	DEC	SUBS	DAS	BRA	MOV	MOV	MOV
AH AL	01	0A	0B	0F	10	11	12	13	17	1A	1B	1F	58	6A	79	7A

Note: \* Cannot be used with the LSI.

2nd byte 핌

표

 ${\sf F}$ 

ΑH

## **Table A.3** Operation Code Map (3)

<ul> <li>Instruction when most significant bit of DH is 0.</li> </ul>	Instruction when most significant bit of DH is 1.	D E F												
ion when m	ion when m	ပ												
— Instruct	Instruct	В												
		Α												
Ţ		6												
		8												
		7					BLD BILD	BST BIST			BLD	BST BIST		
4th byte	DL	9			AND		SAND BIAND				BAND BIAND			
4th	품	5			XOR		3XOR BIXO				3XOR BIXOF			
3rd byte	- CL	4			OR		BOR I				BOR			
	BL CH	3		DIVXS		BTST	BTST			BTST	BTST			
2nd byte	H	2	MULXS					BCLR	BCLR			BCLR	BCLR	
1st byte	AL	1		DIVXS				BNOT	BNOT			BNOT	BNOT	
	AH	0	MULXS					BSET	BSET			BSET	BSET	
Instruction code:		AH AL BH BLCH	01C05	01D05	01F06	7Cr06*1	7Cr07*1	7Dr06*1	7Dr07*1	7Eaa6*2	7Eaa7*2	7Faa6*2	7Faa7*2	

Notes: 1. r is the register specification field.

2. aa is the absolute address specification.

#### Table A.3 Operation Code Map (4)

U	per	ation (	Code	e IVI	ap	(4)	
		Instruction when most significant bit of FH is 0. Instruction when most significant bit of FH is 1.	ш				
		ficant bit o	ш				
		nost signi nost signi	۵				
		ion when i	ပ				
		<ul><li>Instruct</li><li>Instruct</li></ul>	В				
			٧				
6th byte	귙		6				
- Jt9	퓬		8				
5th byte	핍				Ω	ST	
5th	Н		7		BLD	BST BIST	
4th byte	Ы		9		OR BXOR BAND BLD BIOR BIXOR BIAND BILD		
4th	H		5		BXOR R BIXOR		
3rd byte	占		4		BOR BOR		
3rd	공				ω /		
rte .	BL		3	E	0		
2nd byte	표		2			0	BCLR
byte	AL		-			FONG	
1st byte	AH		0			DOET	- I
Instruction code:			AHALBHBLCHCLDHDLEH	6A10aaaa6*	6A10aaaa7*	6A18aaaa6*	6A18aaaa7*

Instruction code:	1st byte	byte	2nd byte	/te	3rd byte		4th byte	yte	5th byte		6th byte		7th byte	-ţ	8th byte	te		
	AH	AL	표	BL (	풍	CL	H	占	표	日	표	금	HB	- В	 手	로		
														ndicates	case w	Indicates case where MSB of HH is 0.	of HH is 0	
												$\downarrow$	Ī	Indicates	s case w	Indicates case where MSB of HH is 1.	of HH is 1	
AHALBHBL FHFLGH	0	-	2	8	4		2	9	7	8	6	A		В	ပ	O	В	ь
6A30aaaaaaaa6*				H														
6A30aaaaaaa7*				<u>0</u>		W K		Iα /	ND BLD BILD BILD									
6A38aaaaaaaa6*	DOCT	TONG	0						BST									
6A38aaaaaaa7*	- I		200															

Note: \* aa is the absolute address specification.

#### **A.4** Number of States Required for Execution

The tables in this section can be used to calculate the number of states required for instruction execution by the H8S/2000 CPU. Table A.5 shows the number of instruction fetch, data read/write, and other cycles occurring in each instruction, and table A.4 shows the number of states required per cycle according to the bus size. The number of states required for execution of an instruction can be calculated from these two tables as follows:

Number of states = 
$$I \times S_1 + J \times S_2 + K \times S_k + L \times S_1 + M \times S_M + N \times S_N$$

#### **Examples of Calculation of Number of States Required for Execution**

Examples: Advanced mode, stack located in external address space, on-chip supporting modules accessed in two states with 8-bit bus width, external devices accessed in three states with one wait state and 16-bit bus width.

1. BSET #0,@FFFFC7:8

From table A.5, 
$$I = L = 2$$
 and  $J = K = M = N = 0$   
From table A.4,  $S_i = 4$  and  $S_L = 2$   
Number of states =  $2 \times 4 + 2 \times 2 = 12$ 

2. JSR @@30

From table A.5, 
$$I = J = K = 2$$
 and  $L = M = N = 0$   
From table A.4,  $S_I = S_J = S_K = 4$   
Number of states =  $2 \times 4 + 2 \times 4 + 2 \times 4 = 24$ 

**Table A.4** Number of States per Cycle

				Access C	onditions		
			n-Chip		Externa	al Device	
			ting Module	8-B	it Bus	16-B	it Bus
Cycle	On-Chip Memory	8-Bit Bus	16-Bit Bus	2-State Access	3-State Access	2-State Access	3-State Access
Instruction fetch	1	4	2	4	6 + 2m	2	3 + m
S <sub>i</sub>							
Branch address fetch	<del></del>						
$S_J$							
Stack operation	<del></del>						
$S_{\kappa}$							
Byte data access	<del></del>	2		2	3 + m	-	
$S_{\scriptscriptstyle L}$							
Word data access	<del></del>	4		4	6 + 2m	-	
S <sub>M</sub>							
Internal operation	1	1	1	1	1	1	1
$S_N$							

Legend:


m: Number of wait states inserted into external device access



**Table A.5** Number of Cycles per Instruction

Instruction	Mnemonic	Instruction Fetch I	Branch Address Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
ADD	ADD.B #xx:8,Rd	1					
	ADD.B Rs,Rd	1					
	ADD.W #xx:16,Rd	2					
	ADD.W Rs,Rd	1					
	ADD.L #xx:32,ERd	3					
	ADD.L ERs,ERd	1					
ADDS	ADDS #1/2/4,ERd	1					
ADDX	ADDX #xx:8,Rd	1					
	ADDX Rs,Rd	1					
AND	AND.B #xx:8,Rd	1					
	AND.B Rs,Rd	1					
	AND.W #xx:16,Rd	2					
	AND.W Rs,Rd	1					
	AND.L #xx:32,ERd	3					
	AND.L ERs,ERd	2					
ANDC	ANDC #xx:8,CCR	1					
	ANDC #xx:8,EXR	2					
BAND	BAND #xx:3,Rd	1					
	BAND #xx:3,@ERd	2			1		
	BAND #xx:3,@aa:8	2			1		
	BAND #xx:3,@aa:16	3			1		
	BAND #xx:3,@aa:32	4			1		
Всс	BRA d:8 (BT d:8)	2					
	BRN d:8 (BF d:8)	2					
	BHI d:8	2					
	BLS d:8	2					
	BCC d:8 (BHS d:8)	2					
	BCS d:8 (BLO d:8)	2					
	BNE d:8	2					
	BEQ d:8	2					
	BVC d:8	2					
	BVS d:8	2					
	BPL d:8	2					
	BMI d:8	2					


Instruction	Mnemonic	Instruction Fetch I	Branch Address Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
Bcc	BGE d:8	2					
	BLT d:8	2					
	BGT d:8	2					
	BLE d:8	2					
	BRA d:16 (BT d:16)	2					1
	BRN d:16 (BF d:16)	2					1
	BHI d:16	2					1
	BLS d:16	2					1
	BCC d:16 (BHS d:16)	2					1
	BCS d:16 (BLO d:16)	2					1
	BNE d:16	2					1
	BEQ d:16	2					1
	BVC d:16	2					1
	BVS d:16	2					1
	BPL d:16	2					1
	BMI d:16	2					1
	BGE d:16	2					1
	BLT d:16	2					1
	BGT d:16	2					1
	BLE d:16	2					1
BCLR	BCLR #xx:3,Rd	1					
	BCLR #xx:3,@ERd	2			2		
	BCLR #xx:3,@aa:8	2			2		
	BCLR #xx:3,@aa:16	3			2		
	BCLR #xx:3,@aa:32	4			2		
	BCLR Rn,Rd	1					
	BCLR Rn,@ERd	2			2		
	BCLR Rn,@aa:8	2			2		
	BCLR Rn,@aa:16	3			2		
	BCLR Rn,@aa:32	4			2		
BIAND	BIAND #xx:3,Rd	1					
	BIAND #xx:3,@ERd	2			1		
	BIAND #xx:3,@aa:8	2			1		
	BIAND #xx:3,@aa:16	3			1		
	BIAND #xx:3,@aa:32	4			1		





Instruction	Mnemonic	Instruction Fetch I	Branch Address Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
BILD	BILD #xx:3,Rd	1					
	BILD #xx:3,@ERd	2			1		
	BILD #xx:3,@aa:8	2			1		
	BILD #xx:3,@aa:16	3			1		
	BILD #xx:3,@aa:32	4			1		
BIOR	BIOR #xx:8,Rd	1					
	BIOR #xx:8,@ERd	2			1		
	BIOR #xx:8,@aa:8	2			1		
	BIOR #xx:8,@aa:16	3			1		
	BIOR #xx:8,@aa:32	4			1		
BIST	BIST #xx:3,Rd	1					
	BIST #xx:3,@ERd	2			2		
	BIST #xx:3,@aa:8	2			2		
	BIST #xx:3,@aa:16	3			2		
	BIST #xx:3,@aa:32	4			2		
BIXOR	BIXOR #xx:3,Rd	1					
	BIXOR #xx:3,@ERd	2			1		
	BIXOR #xx:3,@aa:8	2			1		
	BIXOR #xx:3,@aa:16	3			1		
	BIXOR #xx:3,@aa:32	4			1		
BLD	BLD #xx:3,Rd	1					
	BLD #xx:3,@ERd	2			1		
	BLD #xx:3,@aa:8	2			1		
	BLD #xx:3,@aa:16	3			1		
	BLD #xx:3,@aa:32	4			1		
BNOT	BNOT #xx:3,Rd	1					
	BNOT #xx:3,@ERd	2			2		
	BNOT #xx:3,@aa:8	2			2		
	BNOT #xx:3,@aa:16	3			2		
	BNOT #xx:3,@aa:32	4			2		
	BNOT Rn,Rd	1					
	BNOT Rn,@ERd	2			2		
	BNOT Rn,@aa:8	2			2		
	BNOT Rn,@aa:16	3			2		
	BNOT Rn,@aa:32	4			2		

Instruction	Mnemonic		Instruction Fetch I	Branch Address Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
BOR	BOR #xx:3,Rd	d	1					
	BOR #xx:3,@	ERd	2			1		
	BOR #xx:3,@	aa:8	2			1		
	BOR #xx:3,@	aa:16	3			1		
	BOR #xx:3,@	aa:32	4			1		
BSET	BSET #xx:3,R	Rd	1					
	BSET #xx:3,@	<b>ERd</b>	2			2		
	BSET #xx:3,@	@aa:8	2			2		
	BSET #xx:3,@	aa:16	3			2		
	BSET #xx:3,@	aa:32	4			2		
	BSET Rn,Rd		1					
	BSET Rn,@E	Rd	2			2		
	BSET Rn,@a	a:8	2			2		
	BSET Rn,@a	a:16	3			2		
	BSET Rn,@a	a:32	4			2		
BSR	BSR d:8	Normal	2		1			
		Advanced	2		2			
	BSR d:16	Normal	2		1			1
		Advanced	2		2			1
BST	BST #xx:3,Rd		1					
	BST #xx:3,@I	ERd	2			2		
	BST #xx:3,@a	aa:8	2			2		
	BST #xx:3,@a	aa:16	3			2		
	BST #xx:3,@a	aa:32	4			2		
BTST	BTST #xx:3,R	ld.	1					
	BTST #xx:3,@	ERd	2			1		
	BTST #xx:3,@	aa:8	2			1		
	BTST #xx:3,@	aa:16	3			1		
	BTST #xx:3,@	aa:32	4			1		
	BTST Rn,Rd		1					
	BTST Rn,@E	Rd	2			1		
	BTST Rn,@a	a:8	2			1		
	BTST Rn,@a	a:16	3			1		
	BTST Rn,@aa	a:32	4			1		





Instruction	Mnemonic		Instruction Fetch I	Branch Address Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
BXOR	BXOR #xx:3,Rd		1					
	BXOR #xx:3,@E	Rd	2			1		
	BXOR #xx:3,@a	na:8	2			1		
	BXOR #xx:3,@a	a:16	3			1		
	BXOR #xx:3,@a	a:32	4			1		
CLRMAC	CLRMAC		Cannot be us	ed with the L	.SI.			
CMP	CMP.B #xx:8,Ro	t	1					
	CMP.B Rs,Rd		1					
	CMP.W #xx:16,F	Rd	2					
	CMP.W Rs,Rd		1					
	CMP.L #xx:32,E	Rd	3					
	CMP.L ERs,ER	t	1					
DAA	DAA Rd		1					
DAS	DAS Rd		1					
DEC	DEC.B Rd		1					
	DEC.W #1/2,Rd		1					
	DEC.L #1/2,ERd	d	1					
DIVXS	DIVXS.B Rs,Rd		2					11
	DIVXS.W Rs,ER	Rd	2					19
DIVXU	DIVXU.B Rs,Rd		1					11
	DIVXU.W Rs,ER	Rd	1					19
EEPMOV	EEPMOV.B		2			2n+2 *2		
	EEPMOV.W		2			2n+2 *2		
EXTS	EXTS.W Rd		1					
	EXTS.L ERd		1					
EXTU	EXTU.W Rd		1					
	EXTU.L ERd		1					
INC	INC.B Rd		1					
	INC.W #1/2,Rd		1					
	INC.L #1/2,ERd		1					
JMP	JMP @ERn		2					
	JMP @aa:24		2					1
	JMP @@aa:8	Normal	2	1				1
		Advanced	2	2				1

Instruction	Mnemonic		Instruction Fetch I	Branch Address Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
JSR	JSR @ERn	Normal	2		1			
		Advanced	2		2			
	JSR @aa:24	Normal	2		1			1
		Advanced	2		2			1
	JSR @@aa:8	Normal	2	1	1			
		Advanced	2	2	2			
LDC	LDC #xx:8,CCR		1					
	LDC #xx:8,EXR		2					
	LDC Rs,CCR		1					
	LDC Rs,EXR		1					
	LDC @ERs,CCI	R	2				1	
	LDC @ERs,EXF	₹	2				1	
	LDC @(d:16,ER	s),CCR	3				1	
	LDC @(d:16,ER	Rs),EXR	3				1	
	LDC @(d:32,ER	Rs),CCR	5				1	
	LDC @(d:32,ER	Rs),EXR	5				1	
	LDC @ERs+,C0	CR	2				1	1
	LDC @ERs+,E>	(R	2				1	1
	LDC @aa:16,C0	CR	3				1	
	LDC @aa:16,EX	(R	3				1	
	LDC @aa:32,C0	CR	4				1	
	LDC @aa:32,EX	(R	4				1	
LDM*4	LDM.L @SP+, (E	Rn-ERn+1)	2		4			1
	LDM.L @SP+, (E	Rn-ERn+2)	2		6			1
	LDM.L @SP+, (E	Rn-ERn+3)	2		8			1
LDMAC	LDMAC ERs, M	ACH	Cannot be us	sed with the L	.SI.			
	LDMAC ERs, M	ACL						
MAC	MAC @ERn+, @	@ERm+	<del></del> ,					
MOV	MOV.B #xx:8,Ro	d	1					
	MOV.B Rs,Rd		1					
	MOV.B @ERs,F	₹d	1			1		
	MOV.B @(d:16,	ERs),Rd	2			1		
	MOV.B @(d:32,	ERs),Rd	4			1		
	MOV.B @ERs+	,Rd	1			1		1
	MOV.B @aa:8,F	₹d	1			1		
	MOV.B @aa:16	,Rd	2			1		

Rev. 3.00 Jan 18, 2006 page 852 of 1044 REJ09B0280-0300




Instruction	Mnemonic	Instruction Fetch I	Branch Address Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
MOV	MOV.B @aa:32,Rd	3			1		
	MOV.B Rs,@ERd	1			1		
	MOV.B Rs,@(d:16,ERd)	2			1		
	MOV.B Rs,@(d:32,ERd)	4			1		
	MOV.B Rs,@-ERd	1			1		1
	MOV.B Rs,@aa:8	1			1		
	MOV.B Rs,@aa:16	2			1		
	MOV.B Rs,@aa:32	3			1		
	MOV.W #xx:16,Rd	2					
	MOV.W Rs,Rd	1					
	MOV.W @ERs,Rd	1				1	
	MOV.W @(d:16,ERs),Rd	2				1	
	MOV.W @(d:32,ERs),Rd	4				1	
	MOV.W @ERs+,Rd	1				1	1
	MOV.W @aa:16,Rd	2				1	
	MOV.W @aa:32,Rd	3				1	
	MOV.W Rs,@ERd	1				1	
	MOV.W Rs,@(d:16,ERd)	2				1	
	MOV.W Rs,@(d:32,ERd)	4				1	
	MOV.W Rs,@-ERd	1				1	1
	MOV.W Rs,@aa:16	2				1	
	MOV.W Rs,@aa:32	3				1	
	MOV.L #xx:32,ERd	3					
	MOV.L ERs,ERd	1					
	MOV.L @ERs,ERd	2				2	
	MOV.L @(d:16,ERs),ERd	3				2	
	MOV.L @(d:32,ERs),ERd	5				2	
	MOV.L @ERs+,ERd	2				2	1
	MOV.L @aa:16,ERd	3				2	
	MOV.L @aa:32,ERd	4				2	
	MOV.L ERs,@ERd	2				2	
	MOV.L ERs,@(d:16,ERd)	3				2	
	MOV.L ERs,@(d:32,ERd)	5				2	
	MOV.L ERs,@-ERd	2				2	1
	MOV.L ERs,@aa:16	3				2	
	MOV.L ERs,@aa:32	4				2	

Instruction	Mnemonic	Instruction Fetch I	Branch Address Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
MOVFPE	MOVFPE @:aa:16,Rd	Cannot be us	ed with the L	.SI.			
MOVTPE	MOVTPE Rs,@:aa:16	<del></del>					
MULXS	MULXS.B Rs,Rd	2					11
	MULXS.W Rs,ERd	2					19
MULXU	MULXU.B Rs,Rd	1					11
	MULXU.W Rs,ERd	1					19
NEG	NEG.B Rd	1					
	NEG.W Rd	1					
	NEG.L ERd	1					
NOP	NOP	1					
NOT	NOT.B Rd	1					
	NOT.W Rd	1					
	NOT.L ERd	1					
OR	OR.B #xx:8,Rd	1					
	OR.B Rs,Rd	1					
	OR.W #xx:16,Rd	2					
	OR.W Rs,Rd	1					
	OR.L #xx:32,ERd	3					
	OR.L ERs,ERd	2					
ORC	ORC #xx:8,CCR	1					
	ORC #xx:8,EXR	2					
POP	POP.W Rn	1				1	1
	POP.L ERn	2				2	1
PUSH	PUSH.W Rn	1				1	1
	PUSH.L ERn	2				2	1
ROTL	ROTL.B Rd	1					
	ROTL.B #2,Rd	1					
	ROTL.W Rd	1					
	ROTL.W #2,Rd	1					
	ROTL.L ERd	1					
	ROTL.L #2,ERd	1					



Instruction	Mnemonic		Instruction Fetch I	Branch Address Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
ROTR	ROTR.B Rd		1					
	ROTR.B #2,F	Rd	1					
	ROTR.W Rd		1					
	ROTR.W #2,I	Rd	1					
	ROTR.L ERd		1					
	ROTR.L #2,E	Rd	1					
ROTXL	ROTXL.B Rd		1					
	ROTXL.B #2,	Rd	1					
	ROTXL.W Ro	t	1					
	ROTXL.W #2	,Rd	1					
	ROTXL.L ER	d	1					
	ROTXL.L #2,	ERd	1					
ROTXR	ROTXR.B Rd	I	1					
	ROTXR.B #2	,Rd	1					
	ROTXR.W R	d	1					
	ROTXR.W #2	2,Rd	1					
	ROTXR.L ER	:d	1					
	ROTXR.L #2,	,ERd	1					
RTE	RTE		2		2/3 *1			1
RTS	RTS	Normal	2		1			1
		Advanced	2		2			1
SHAL	SHAL.B Rd		1					
	SHAL.B #2,R	d	1					
	SHAL.W Rd		1					
	SHAL.W #2,F	₹d	1					
	SHAL.L ERd		1					
	SHAL.L #2,E	Rd	1					
SHAR	SHAR.B Rd		1					
	SHAR.B #2,R	Rd	1					
	SHAR.W Rd		1					
	SHAR.W #2,F	Rd	1					
	SHAR.L ERd		1					
	SHAR.L #2,E	Rd	1					

Instruction	Mnemonic	Instruction Fetch	Branch Address Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
SHLL	SHLL.B Rd	1					
	SHLL.B #2,Rd	1					
	SHLL.W Rd	1					
	SHLL.W #2,Rd	1					
	SHLL.L ERd	1					
	SHLL.L #2,ERd	1					
SHLR	SHLR.B Rd	1					
	SHLR.B #2,Rd	1					
	SHLR.W Rd	1					
	SHLR.W #2,Rd	1					
	SHLR.L ERd	1					
	SHLR.L #2,ERd	1					
SLEEP	SLEEP	1					1
STC	STC.B CCR,Rd	1					
	STC.B EXR,Rd	1					
	STC.W CCR,@ERd	2				1	
	STC.W EXR,@ERd	2				1	
	STC.W CCR,@(d:16,ERd)	3				1	
	STC.W EXR,@(d:16,ERd)	3				1	
	STC.W CCR,@(d:32,ERd)	5				1	
	STC.W EXR,@(d:32,ERd)	5				1	
	STC.W CCR,@-ERd	2				1	1
	STC.W EXR,@-ERd	2				1	1
	STC.W CCR,@aa:16	3				1	
	STC.W EXR,@aa:16	3				1	
	STC.W CCR,@aa:32	4				1	
	STC.W EXR,@aa:32	4				1	
STM*4	STM.L (ERn-ERn+1),@-SP	2		4			1
	STM.L (ERn-ERn+2),@-SP	2		6			1
	STM.L (ERn-ERn+3),@-SP	2		8			1
SUB	SUB.B Rs,Rd	1					
	SUB.W #xx:16,Rd	2					
	SUB.W Rs,Rd	1					
	SUB.L #xx:32,ERd	3					
	SUB.L ERs,ERd	1					





Instruction	Mnemonic		Instruction Fetch I	Branch Address Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
SUBS	SUBS #1/2/4,ERd		1					
SUBX	SUBX #xx:8,Rd		1					
	SUBX Rs,Rd		1					
TAS	TAS @ERd*3		2			2		
TRAPA	TRAPA #x:2	Normal	2	1	2/3 *1			2
		Advanced	2	2	2/3 *1			2
XOR	XOR.B #xx:8,	Rd	1					
	XOR.B Rs,Rd		1					
	XOR.W #xx:1	6,Rd	2					
	XOR.W Rs,Rd	d	1					
	XOR.L #xx:32	,ERd	3					
	XOR.L ERs,E	Rd	2					
XORC	XORC #xx:8,0	CCR	1					
	XORC #xx:8,E	EXR	2					


Notes: 1. 2 when EXR is invalid, 3 when valid.

- 2. When n bytes of data are transferred.
- 3. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
- 4. Only registers ER0 to ER6 should be used when using the STM/LDM instruction.

## **A.5** Bus States during Instruction Execution

Table A.6 indicates the types of cycles that occur during instruction execution by the CPU. See table A.4.

#### **How to Read the Table:**



#### Legend:

R:B	Byte-size read
R:W	Word-size read
W:B	Byte-size write
W:W	Word-size write
:M	Transfer of the bus is not performed immediately after this cycle
2nd	Address of 2nd word (3rd and 4th bytes)
3rd	Address of 3rd word (5th and 6th bytes)
4th	Address of 4th word (7th and 8th bytes)
5th	Address of 5th word (9th and 10th bytes)
NEXT	Start address of instruction following executing instruction
EA	Effective address
VEC	Vector address

Figure A.1 shows timing waveforms for the address bus and the  $\overline{RD}$ ,  $\overline{HWR}$ , and  $\overline{LWR}$  signals during execution of the above instruction with an 8-bit bus, using three-state access with no wait states.




Figure A.1 Address Bus, RD, HWR, and LWR Timing (8-Bit Bus, Three-State Access, No Wait States)


**Table A.6** Instruction Execution Cycle

Instruction	1	2	3	4	5	6	7	8	9
ADD.B #xx:8,Rd	R:W NEXT								
ADD.B Rs,Rd	R:W NEXT								
ADD.W #xx:16,Rd	R:W 2nd	R:W NEXT							
ADD.W Rs,Rd	R:W NEXT								
ADD.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
ADD.L ERs,ERd	R:W NEXT								
ADDS #1/2/4,ERd	R:W NEXT								
ADDX #xx:8,Rd	R:W NEXT								
ADDX Rs,Rd	R:W NEXT								
AND.B #xx:8,Rd	R:W NEXT								
AND.B Rs,Rd	R:W NEXT								
AND.W #xx:16,Rd	R:W 2nd	R:W NEXT							
AND.W Rs,Rd	R:W NEXT								
AND.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
AND.L ERs,ERd	R:W 2nd	R:W NEXT							
ANDC #xx:8,CCR	R:W NEXT								
ANDC #xx:8,EXR	R:W 2nd	R:W NEXT							
BAND #xx:3,Rd	R:W NEXT								
BAND #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BAND #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BAND #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BAND #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BRA d:8 (BT d:8)	R:W NEXT	R:W EA							
BRN d:8 (BF d:8)	R:W NEXT	R:W EA							
BHI d:8	R:W NEXT	R:W EA							
BLS d:8	R:W NEXT	R:W EA							
BCC d:8 (BHS d:8)	R:W NEXT	R:W EA							
BCS d:8 (BLO d:8)	R:W NEXT	R:W EA							
BNE d:8	R:W NEXT	R:W EA							
BEQ d:8	R:W NEXT	R:W EA							
BVC d:8	R:W NEXT	R:W EA							
BVS d:8	R:W NEXT	R:W EA							
BPL d:8	R:W NEXT	R:W EA							



Instruction	1	2	3	4	5	6	7	8	9
BMI d:8	R:W NEXT	R:W EA							
BGE d:8	R:W NEXT	R:W EA							
BLT d:8	R:W NEXT	R:W EA							
BGT d:8	R:W NEXT	R:W EA							
BLE d:8	R:W NEXT	R:W EA							
BRA d:16 (BT d:16)	R:W 2nd	Internal operation, 1 state	R:W EA						
BRN d:16 (BF d:16)	R:W 2nd	Internal operation, 1 state	R:W EA						
BHI d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BLS d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BCC d:16 (BHS d:16)	R:W 2nd	Internal operation, 1 state	R:W EA						
BCS d:16 (BLO d:16)	R:W 2nd	Internal operation, 1 state	R:W EA						
BNE d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BEQ d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BVC d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BVS d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BPL d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BMI d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BGE d:16	R:W 2nd	Internal operation, 1 state	R:W EA						


Instruction	1	2	3	4	5	6	7	8	9
BLT d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BGT d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BLE d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BCLR #xx:3,Rd	R:W NEXT								
BCLR #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BCLR #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BCLR#xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BCLR#xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BCLR Rn,Rd	R:W NEXT								
BCLR Rn,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BCLR Rn,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BCLR Rn,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BCLR Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BIAND #xx:3,Rd	R:W NEXT								
BIAND #xx:3, @ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BIAND #xx:3, @aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BIAND #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BIAND #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BILD #xx:3,Rd	R:W NEXT								
BILD #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BILD #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BILD #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B: EA	R:W:M NEXT					





Instruction	1	2	3	4	5	6	7	8	9
BILD #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BIOR #xx:3,Rd	R:W NEXT								
BIOR #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BIOR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BIOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BIOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BIST #xx:3,Rd	R:W NEXT								
BIST #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BIST #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BIST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BIST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BIXOR #xx:3,Rd	R:W NEXT								
BIXOR #xx:3, @ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BIXOR #xx:3, @aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BIXOR #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BIXOR #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BLD #xx:3,Rd	R:W NEXT								
BLD #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BLD #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BLD #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BLD #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BNOT #xx:3,Rd	R:W NEXT								
BNOT #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					

Instruction	1	2	3	4	5	6	7	8	9
BNOT #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BNOT #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BNOT #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BNOT Rn,Rd	R:W NEXT								
BNOT Rn,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BNOT Rn,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BNOT Rn,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BNOT Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BOR #xx:3,Rd	R:W NEXT								
BOR #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BOR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT				
BSET #xx:3,Rd	R:W NEXT								
BSET #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BSET #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BSET #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BSET #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BSET Rn,Rd	R:W NEXT								
BSET Rn,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BSET Rn,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BSET Rn,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BSET Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			






Instr	uction	1	2	3	4	5	6	7	8	9
BSR d:8	Advanced	R:W NEXT	R:W EA	W:W:M Stack (H)	W:W Stack (L)					
BSR d:16	Advanced	R:W 2nd	Internal operation, 1 state	R:W EA	W:W:M Stack (H)	W:W Stack (L)				
BST #xx:	3,Rd	R:W NEXT								
BST #xx:	3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BST #xx:	3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BST #xx:	3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BST #xx:	3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BTST #xx	k:3,Rd	R:W NEXT								
BTST #xx	c:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BTST #xx	c:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BTST #xx @aa:16	c:3,	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BTST #xx @aa:32	c:3,	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BTST Rn	,Rd	R:W NEXT								
BTST Rn	,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BTST Rn	,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BTST Rn	,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BTST Rn	,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BXOR #x	x:3,Rd	R:W NEXT								
BXOR #x	x:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BXOR #x	x:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BXOR #x @aa:16	x:3,	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BXOR #x @aa:32	x:3,	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
CLRMAC	;	Cannot be	used in the	LSI.	•	•				

Instr	uction	1	2	3	4	5	6	7	8	9
CMP.B #	xx:8,Rd	R:W NEXT								
CMP.B R	s,Rd	R:W NEXT								
CMP.W #	xx:16,Rd	R:W 2nd	R:W NEXT							
CMP.W F	Rs,Rd	R:W NEXT								
CMP.L #x	xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
CMP.L E	Rs,ERd	R:W NEXT								
DAA Rd		R:W NEXT								
DAS Rd		R:W NEXT								
DEC.B R	d	R:W NEXT								
DEC.W#	1/2,Rd	R:W NEXT								
DEC.L #1	I/2,ERd	R:W NEXT								
DIVXS.B	Rs,Rd	R:W 2nd	R:W NEXT	Internal ope	eration, 11 s	tates				
DIVXS.W	Rs,ERd	R:W 2nd	R:W NEXT	Internal ope	eration, 19 s	tates	1			
DIVXU.B	Rs,Rd	R:W NEXT	Internal ope	eration, 11 s	ates					
DIVXU.W	/ Rs,ERd	R:W NEXT	Internal ope	eration, 19 s	ates	1	•			
EEPMOV	′.B	R:W 2nd	R:B EAs*1	R:B EAd*1	R:B EAs*2	W:B EAd*2	R:W NEXT			
EEPMOV	′.W	R:W 2nd	R:B EAs*1	R:B EAd*1	R:B EAs*2	W:B EAd*2	R:W NEXT			
EXTS.W	Rd	R:W NEXT			← Repeated	In times $^{*_2} \rightarrow$				
EXTS.L E	Rd	R:W NEXT								
EXTU.W	Rd	R:W NEXT								
EXTU.L E	ERd	R:W NEXT								
INC.B Rd		R:W NEXT								
INC.W #1	I/2,Rd	R:W NEXT								
INC.L #1/	/2,ERd	R:W NEXT								
JMP @EI	Rn	R:W NEXT	R:W EA							
JMP @aa	a:24	R:W 2nd	Internal operation, 1 state	R:W EA						
JMP @@aa:8		R:W NEXT	R:W:M aa:8	R:W aa:8	Internal operation, 1 state	R:W EA				
JSR @ERn	Advanced	R:W NEXT	R:W EA	W:W:M Stack (H)	W:W Stack (L)					
JSR @aa:24	Advanced	R:W 2nd	Internal operation, 1 state	R:W EA	W:W:M Stack (H)	W:W Stack (L)				
JSR @@aa:8	Advanced	R:W NEXT	R:W:M aa:8	R:W aa:8	W:W:M Stack (H)	W:W Stack (L)	R:W EA			



Instruction	1	2	3	4	5	6	7	8	9
LDC #xx:8,CCR	R:W NEXT								
LDC #xx:8,EXR	R:W 2nd	R:W NEXT							
LDC Rs,CCR	R:W NEXT								
LDC Rs,EXR	R:W NEXT								
LDC @ERs,CCR	R:W 2nd	R:W NEXT	R:W EA						
LDC @ERs,EXR	R:W 2nd	R:W NEXT	R:W EA						
LDC@(d:16,ERs), CCR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA					
LDC@(d:16,ERs), EXR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA					
LDC@(d:32,ERs), CCR	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	R:W EA			
LDC@(d:32,ERs), EXR	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	R:W EA			
LDC @ERs+,CCR	R:W 2nd	R:W NEXT	Internal operation, 1 state	R:W EA					
LDC @ERs+,EXR	R:W 2nd	R:W NEXT	Internal operation, 1 state	R:W EA					
LDC @aa:16,CCR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA					
LDC @aa:16,EXR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA					
LDC @aa:32,CCR	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA				
LDC @aa:32,EXR	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA				
LDM.L @SP+, (ERn-ERn+1)	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	R:W:M Stack (H)	R:W Stack (L)				
LDM.L @SP+, (ERn-ERn+2)	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	R:W:M Stack (H)	R:W Stack (L)				
LDM.L @SP+, (ERn-ERn+3)	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	R:W:M Stack (H)	R:W Stack (L)				
LDMAC ERs,MACH	Cannot be	used in the L	SI.	•	•				
LDMAC ERs,MACL									
MAC @ERn+, @ERm+									
MOV.B #xx:8,Rd	R:W NEXT								
MOV.B Rs,Rd	R:W NEXT								
MOV.B @ERs,Rd	R:W NEXT	R:B EA							
MOV.B @(d:16,ERs),Rd	R:W 2nd	R:W NEXT	R:B EA						

Instruction	1	2	3	4	5	6	7	8	9
MOV.B @(d:32,ERs),Rd	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:B EA				
MOV.B @ERs+,Rd	R:W NEXT	Internal operation, 1 state	R:B EA						
MOV.B @aa:8,Rd	R:W NEXT	R:B EA							
MOV.B @aa:16,Rd	R:W 2nd	R:W NEXT	R:B EA						
MOV.B @aa:32,Rd	R:W 2nd	R:W 3rd	R:W NEXT	R:B EA					
MOV.B Rs,@ERd	R:W NEXT	W:B EA							
MOV.B Rs, @(d:16,ERd)	R:W 2nd	R:W NEXT	W:B EA						
MOV.B Rs, @(d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:B EA				
MOV.B Rs,@-ERd	R:W NEXT	Internal operation, 1 state	W:B EA						
MOV.B Rs,@aa:8	R:W NEXT	W:B EA							
MOV.B Rs,@aa:16	R:W 2nd	R:W NEXT	W:B EA						
MOV.B Rs,@aa:32	R:W 2nd	R:W 3rd	R:W NEXT	W:B EA					
MOV.W #xx:16,Rd	R:W 2nd	R:W NEXT							
MOV.W Rs,Rd	R:W NEXT								
MOV.W @ERs,Rd	R:W NEXT	R:W EA							
MOV.W @(d:16,ERs),Rd	R:W 2nd	R:W NEXT	R:W EA						
MOV.W @(d:32,ERs),Rd	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA				
MOV.W @ERs+,Rd	R:W NEXT	Internal operation, 1 state	R:W EA						
MOV.W @aa:16,Rd	R:W 2nd	R:W NEXT	R:W EA						
MOV.W @aa:32,Rd	R:W 2nd	R:W 3rd	R:W NEXT	R:B EA					
MOV.W Rs,@ERd	R:W NEXT	W:W EA							
MOV.W Rs, @(d:16,ERd)	R:W 2nd	R:W NEXT	W:W EA						
MOV.W Rs, @(d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA				
MOV.W Rs,@-ERd	R:W NEXT	Internal operation, 1 state	W:W EA						
MOV.W Rs,@aa:16	R:W 2nd	R:W NEXT	W:W EA						
MOV.W Rs,@aa:32	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					





Instruction	1	2	3	4	5	6	7	8	9
MOV.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
MOV.L ERs,ERd	R:W NEXT								
MOV.L @ERs,ERd	R:W 2nd	R:W:M NEXT	R:W:M EA	R:W EA+2					
MOV.L @(d:16,ERs),ERd	R:W 2nd	R:W:M 3rd	R:W NEXT	R:W:M EA	R:W EA+2				
MOV.L @(d:32,ERs),ERd	R:W 2nd	R:W:M 3rd	R:W:M 4th	R:W 5th	R:W NEXT	R:W:M EA	R:W EA+2		
MOV.L @ERs+, ERd	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	R:W:M EA	R:W EA+2				
MOV.L @aa:16, ERd	R:W 2nd	R:W:M 3rd	R:W NEXT	R:W:M EA	R:W EA+2				
MOV.L @aa:32, ERd	R:W 2nd	R:W:M 3rd	R:W 4th	R:W NEXT	R:W:M EA	R:W EA+2			
MOV.L ERs,@ERd	R:W 2nd	R:W:M NEXT	W:W:M EA	W:W EA+2					
MOV.L ERs, @(d:16,ERd)	R:W 2nd	R:W:M 3rd	R:W NEXT	W:W:M EA	W:W EA+2				
MOV.L ERs, @(d:32,ERd)	R:W 2nd	R:W:M 3rd	R:W:M 4th	R:W 5th	R:W NEXT	W:W:M EA	W:W EA+2		
MOV.L ERs,@-ERd	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	W:W:M EA	W:W EA+2				
MOV.L ERs, @aa:16	R:W 2nd	R:W:M 3rd	R:W NEXT	W:W:M EA	W:W EA+2				
MOV.L ERs, @aa:32	R:W 2nd	R:W:M 3rd	R:W 4th	R:W NEXT	W:W:M EA	W:W EA+2			
MOVFPE @aa:16,Rd	Cannot be	used in the l	_SI.	1	1	1	ı		
MOVTPE Rs,@aa:16									
MULXS.B Rs,Rd	R:W 2nd	R:W NEXT	Internal ope	eration, 11 s	tates				
MULXS.W Rs,ERd	R:W 2nd	R:W NEXT	Internal ope	eration, 19 s	tates				
MULXU.B Rs,Rd	R:W NEXT	Internal ope	eration, 11 st	tates					
MULXU.W Rs,ERd	R:W NEXT	Internal ope	eration, 19 st	tates					
NEG.B Rd	R:W NEXT								
NEG.W Rd	R:W NEXT								
NEG.L ERd	R:W NEXT								
NOP	R:W NEXT								
NOT.B Rd	R:W NEXT								
NOT.W Rd	R:W NEXT								

Instruction	1	2	3	4	5	6	7	8	9
NOT.L ERd	R:W NEXT								
OR.B #xx:8,Rd	R:W NEXT								
OR.B Rs,Rd	R:W NEXT								
OR.W #xx:16,Rd	R:W 2nd	R:W NEXT							
OR.W Rs,Rd	R:W NEXT								
OR.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
OR.L ERs,ERd	R:W 2nd	R:W NEXT							
ORC #xx:8,CCR	R:W NEXT								
ORC #xx:8,EXR	R:W 2nd	R:W NEXT							
POP.W Rn	R:W NEXT	Internal operation, 1 state	R:W EA						
POP.L ERn	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	R:W:M EA	R:W EA+2				
PUSH.W Rn	R:W NEXT	Internal operation, 1 state	W:W EA						
PUSH.L ERn	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	W:W:M EA	W:W EA+2				
ROTL.B Rd	R:W NEXT								
ROTL.B #2,Rd	R:W NEXT								
ROTL.W Rd	R:W NEXT								
ROTL.W #2,Rd	R:W NEXT								
ROTL.L ERd	R:W NEXT								
ROTL.L #2,ERd	R:W NEXT								
ROTR.B Rd	R:W NEXT								
ROTR.B #2,Rd	R:W NEXT								
ROTR.W Rd	R:W NEXT								
ROTR.W #2,Rd	R:W NEXT								
ROTR.L ERd	R:W NEXT								
ROTR.L #2,ERd	R:W NEXT								
ROTXL.B Rd	R:W NEXT								
ROTXL.B #2,Rd	R:W NEXT								
ROTXL.W Rd	R:W NEXT								
ROTXL.W #2,Rd	R:W NEXT								
ROTXL.L ERd	R:W NEXT								



Instr	uction	1	2	3	4	5	6	7	8	9
ROTXL.L	. #2,ERd	R:W NEXT								
ROTXR.E	3 Rd	R:W NEXT								
ROTXR.E	3 #2,Rd	R:W NEXT								
ROTXR.V	N Rd	R:W NEXT								
ROTXR.V	N #2,Rd	R:W NEXT								
ROTXR.L	ERd	R:W NEXT								
ROTXR.L	_#2,ERd	R:W NEXT								
RTE		R:W NEXT	R:W Stack (EXR)	R:W Stack (H)	R:W Stack (L)	Internal operation, 1 state	R:W *4			
RTS	Advanced	R:W NEXT	R:W:M Stack (H)	R:W Stack (L)	Internal operation, 1 state	R:W *4				
SHAL.B F	Rd	R:W NEXT								
SHAL.B #	#2,Rd	R:W NEXT								
SHAL.W	Rd	R:W NEXT								
SHAL.W	#2,Rd	R:W NEXT								
SHAL.L E	ERd	R:W NEXT								
SHAL.L#	‡2,ERd	R:W NEXT								
SHAR.B	Rd	R:W NEXT								
SHAR.B	#2,Rd	R:W NEXT								
SHAR.W	Rd	R:W NEXT								
SHAR.W	#2,Rd	R:W NEXT								
SHAR.L	ERd	R:W NEXT								
SHAR.L#	#2,ERd	R:W NEXT								
SHLL.B F	Rd	R:W NEXT								
SHLL.B #	‡2,Rd	R:W NEXT								
SHLL.W	Rd	R:W NEXT								
SHLL.W	#2,Rd	R:W NEXT								
SHLL.L E	Rd	R:W NEXT								
SHLL.L#	2,ERd	R:W NEXT								
SHLR.B F	Rd	R:W NEXT								
SHLR.B #	#2,Rd	R:W NEXT								
SHLR.W	Rd	R:W NEXT								
SHLR.W	#2,Rd	R:W NEXT								
SHLR.L E	ERd	R:W NEXT								
SHLR.L#	#2,ERd	R:W NEXT								

Instruction	1	2	3	4	5	6	7	8	9
SLEEP	R:W NEXT	Internal operation :M							
STC CCR,Rd	R:W NEXT								
STC EXR,Rd	R:W NEXT								
STC CCR,@ERd	R:W 2nd	R:W NEXT	W:W EA						
STC EXR,@ERd	R:W 2nd	R:W NEXT	W:W EA						
STC CCR, @(d:16,ERd)	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
STC EXR, @(d:16,ERd)	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
STC CCR, @(d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W EA			
STC EXR, @(d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W EA			
STC CCR,@-ERd	R:W 2nd	R:W NEXT	Internal operation, 1 state	W:W EA					
STC EXR,@-ERd	R:W 2nd	R:W NEXT	Internal operation, 1 state	W:W EA					
STC CCR,@aa:16	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
STC EXR,@aa:16	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
STC CCR,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA				
STC EXR,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA				
STM.L (ERn-ERn+1), @-SP	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	W:W:M Stack (H)	W:W Stack (L)				
STM.L (ERn-ERn+2), @-SP	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	W:W:M Stack (H)	W:W Stack (L)				
STM.L (ERn-ERn+3), @-SP	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	W:W:M Stack (H)	W:W Stack (L)				
STMAC MACH,ERd	Cannot be	used in the l	_SI.						
STMAC MACL,ERd									
SUB.B Rs,Rd	R:W NEXT								
SUB.W #xx:16,Rd	R:W 2nd	R:W NEXT							
SUB.W Rs,Rd	R:W NEXT								
SUB.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
SUB.L ERs,ERd	R:W NEXT								



Instr	uction	1	2	3	4	5	6	7	8	9
SUBS #1	/2/4,ERd	R:W NEXT								
SUBX #x	x:8,Rd	R:W NEXT								
SUBX Rs	s,Rd	R:W NEXT								
TAS @	ERd <sup>*⁵</sup>	R:W 2nd	R:W NEXT	R:B:M EA	W:B EA					
TRAPA #x:2	Advanced	R:W NEXT	Internal operation, 1 state	W:W Stack (L)	W:W Stack (H)	W:W Stack (EXR)	R:W:M VEC	R:W VEC+2	Internal operation, 1 state	R:W *8
XOR.B#	xx8,Rd	R:W NEXT								
XOR.B R	s,Rd	R:W NEXT								
XOR.W #	xx:16,Rd	R:W 2nd	R:W NEXT							
XOR.W F	Rs,Rd	R:W NEXT								
XOR.L #	xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
XOR.L E	Rs,ERd	R:W 2nd	R:W NEXT							
XORC #x	x:8,CCR	R:W NEXT								
XORC #x	x:8,EXR	R:W 2nd	R:W NEXT							
Reset excep- tion handling	Advanced	R:W:M VEC	R:W VEC+2	Internal operation, 1 state	R:W *6					
Interrupt excep- tion handling	Advanced	R:W *7	Internal operation, 1 state	W:W Stack (L)	W:W Stack (H)	W:W Stack (EXR)	R:W:M VEC	R:W VEC+2	Internal operation, 1 state	R:W *8

Notes: 1. EAs is the contents of ER5. EAd is the contents of ER6.

- 2. EAs is the contents of ER5. EAd is the contents of ER6. Both registers are incremented by 1 after execution of the instruction. n is the initial value of R4L or R4. If n = 0, these bus cycles are not executed.
- Repeated two times to save or restore two registers, three times for three registers, or four times for four registers.
- 4. Start address after return.
- 5. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
- 6. Start address of the program.
- 7. Prefetch address, equal to two plus the PC value pushed onto the stack. In recovery from sleep mode or software standby mode the read operation is replaced by an internal operation.
- 8. Start address of the interrupt-handling routine.


# Appendix B Internal I/O Registers

# **B.1** Addresses

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Bus Width
H'EC00	MRA	SM1	SM0	DM1	DM0	MD1	MD0	DTS	Sz	DTC	16/32*
to H'EFFF	SAR									<del>-</del> 	
	MRB	CHNE	DISEL	_	_	_	_	_	_	_	
	DAR									_	
	CRA									_	
	CRB									_ _ _	
H'FE20	TWR0MW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	HIF:LPC	8
	TWR0SW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
H'FE21	TWR1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
H'FE22	TWR2	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_	
H'FE23	TWR3	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_	
H'FE24	TWR4	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<del>_</del>	
H'FE25	TWR5	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<del>_</del>	
H'FE26	TWR6	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
H'FE27	TWR7	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
H'FE28	TWR8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_	
H'FE29	TWR9	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
H'FE2A	TWR10	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
H'FE2B	TWR11	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
H'FE2C	TWR12	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
H'FE2D	TWR13	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_	
H'FE2E	TWR14	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_	
H'FE2F	TWR15	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<del>_</del>	
H'FE30	IDR3	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<del>_</del>	

HFE31   ODR3	Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Bus Width
HFE34	H'FE31	ODR3	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	HIF:LPC	8
HFE35	H'FE32	STR3	IBF3B	OBF3B	MWMF	SWMF	C/D3	DBU32	IBF3A	OBF3A		
HFE36   SIRQCR0   Q/C	H'FE34	LADR3H	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
HFE37   SIRQCR1   IRQ11E3   IRQ10E3   IRQ6E3   IRQ6E3   IRQ11E2   IRQ10E2   IRQ6E2   IRQ6E2   IRQ6E2   IFG6E2     HFE38   IDR1	H'FE35	LADR3L	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	_	Bit 1	TWRE		
Hife38   IDR1	H'FE36	SIRQCR0	Q/C	_	IEDIR	SMIE3B	SMIE3A	SMIE2	IRQ12E1	IRQ1E1		
Hife39   ODR1	H'FE37	SIRQCR1	IRQ11E3	IRQ10E3	IRQ9E3	IRQ6E3	IRQ11E2	IRQ10E2	IRQ9E2	IRQ6E2		
HFE3A STR1	H'FE38	IDR1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Hiffest   DR2	H'FE39	ODR1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Hiffe3D   ODR2   Bit 7   Bit 6   Bit 5   Bit 4   Bit 3   Bit 2   Bit 1   Bit 0	H'FE3A	STR1	DBU17	DBU16	DBU15	DBU14	C/D1	DBU12	IBF1	OBF1		
Hiffed   High   High	H'FE3C	IDR2	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Hife40	H'FE3D	ODR2	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
HFE41	H'FE3E	STR2	DBU27	DBU26	DBU25	DBU24	C/D2	DBU22	IBF2	OBF2		
HFE42	H'FE40	HICR0	LPC3E	LPC2E	LPC1E	FGA20E	SDWNE	PMEE	LSMIE	LSCIE		
Hife43	H'FE41	HICR1	LPCBSY	CLKREQ	IRQBSY	LRSTB	SDWNB	PMEB	LSMIB	LSCIB		
Hife44   WUEMRB   WUEMR7   WUEMR6   WUEMR5   WUEMR4   WUEMR3   WUEMR2   WUEMR1   WUEMR0   Interrupt   B	H'FE42	HICR2	GA20	LRST	SDWN	ABRT	IBFIE3	IBFIE2	IBFIE1	ERRIE		
Hife80   Hicro   Hicro   Hife84   IDR3   IDR7   IDR6   IDR5   IDR4   IDR3   IDR2   IDR1   IDR0   IDR0	H'FE43	HICR3	LFRAME	CLKRUN	SERIRQ	LRESET	LPCPD	PME	LSMI	LSCI		
Hife84   IDR3   IDR7   IDR6   IDR5   IDR4   IDR3   IDR2   IDR1   IDR0	H'FE44	WUEMRB	WUEMR7	WUEMR6	WUEMR5	WUEMR4	WUEMR3	WUEMR2	WUEMR1	WUEMR0	Interrupt	8
Hife85   ODR3   ODR7   ODR6   ODR5   ODR4   ODR3   ODR2   ODR1   ODR0     Hife86   STR3   DBU   DBU   DBU   DBU   C/\overline{D}   DBU   IBF   OBF     Hife8C   IDR4   IDR7   IDR6   IDR5   IDR4   IDR3   IDR2   IDR1   IDR0     Hife8D   ODR4   ODR7   ODR6   ODR5   ODR4   ODR3   ODR2   ODR1   ODR0     Hife8E   STR4   DBU   DBU   DBU   DBU   C/\overline{D}   DBU   IBF   OBF     HifeD8   KBCRH0   KBIOE   KCLKI   KDI   KBFSEL   KBIE   KBF   PER   KBS     HifeD9   KBCRL0   KBE   KCLKO   KDO   —   RXCR3   RXCR2   RXCR1   RXCR0     HifeD4   KBBR0   KB7   KB6   KB5   KB4   KB3   KB2   KB1   KB0     HifeD5   KBCRL1   KBE   KCLKO   KDO   —   RXCR3   RXCR2   RXCR1   RXCR0     HifeD6   KBCRL1   KBE   KCLKO   KDO   —   RXCR3   RXCR2   RXCR1   RXCR0     HifeD6   KBCRL1   KB6   KB5   KB4   KB3   KB2   KB1   KB0     HifeD7   KBCRL2   KB6   KCLKI   KDI   KBFSEL   KBIE   KBF   PER   KBS     HifeB7   KBCRL2   KBE   KCLKO   KDO   —   RXCR3   RXCR2   RXCR1   RXCR0     HifeB8   KBCRL2   KBE   KCLKO   KDO   —   RXCR3   RXCR2   RXCR1   RXCR0     HifeB8   KBCRL2   KB6   KB5   KB4   KB3   KB2   KB1   KB0     HifeB8   KBCRL2   KB6   KB5   KB4   KB3   KB2   KB1   KB0     HifeB8   KBCRL2   KB6   KB5   KB4   KB3   KB2   KB1   KB0     HifeB8   KBCRL2   KB6   KB5   KB4   KB3   KB2   KB1   KB0     HifeB8   KBCRL2   KB6   KB5   KB4   KB3   KB2   KB1   KB0     HifeB8   KBCRL2   KB6   KB5   KB4   KB3   KB2   KB1   KB0     HifeB8   KBCRL2   KB7   KB6   KB5   KB4   KB3   KB2   KB1   KB0     HifeB8   KBCRL2   KBCR2   KB7   KB6   KB5   KB4   KB3   KB2   KBCH2   KBCH1   KBCH0   KBCH1   KBCH0   KBCH1   KBCH0   KBCH1   KBCH0   KBCH1   KBCH0   KBCH1   KBCH0   KBCH1   KBC	H'FE80	HICR2	_	_	_	_	_	IBFIE4	IBFIE3	_	HIF:XBS	8
Hife86   STR3   DBU   DBU   DBU   DBU   DBU   C/\overline{D}   DBU   IBF   OBF     Hife8C   IDR4   IDR7   IDR6   IDR5   IDR4   IDR3   IDR2   IDR1   IDR0     Hife8D   ODR4   ODR7   ODR6   ODR5   ODR4   ODR3   ODR2   ODR1   ODR0     Hife8E   STR4   DBU   DBU   DBU   DBU   C/\overline{D}   DBU   IBF   OBF     HifeD8   KBCRH0   KBIOE   KCLKI   KDI   KBFSEL   KBIE   KBF   PER   KBS     HifeD9   KBCRL0   KBE   KCLKO   KDO   —   RXCR3   RXCR2   RXCR1   RXCR0     HifeD6   KBCRH1   KBIOE   KCLKI   KDI   KBFSEL   KBIE   KBF   PER   KBS     HifeD7   KBCRL1   KBE   KCLKO   KDO   —   RXCR3   RXCR2   RXCR1   RXCR0     HifeD8   KBCRH2   KBIOE   KCLKI   KDI   KBFSEL   KBIE   KBF   PER   KBS     HifeD8   KBCRH2   KBIOE   KCLKI   KDI   KBFSEL   KBIE   KBF   PER   KBS     HifeD8   KBCRH2   KBIOE   KCLKI   KDI   KBFSEL   KBIE   KBF   PER   KBS     HifeB8   KBCRH2   KBIOE   KCLKI   KDI   KBFSEL   KBIE   KBF   PER   KBS     HifeB8   KBCRH2   KBE   KCLKO   KDO   —   RXCR3   RXCR2   RXCR1   RXCR0     HifeB8   KBCRH2   KBE   KCLKO   KDO   —   RXCR3   RXCR2   RXCR1   RXCR0     HifeB8   KBCRH2   KBF   KBF	H'FE84	IDR3	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0		
Hife8C   IDR4   IDR7   IDR6   IDR5   IDR4   IDR3   IDR2   IDR1   IDR0     Hife8D   ODR4   ODR7   ODR6   ODR5   ODR4   ODR3   ODR2   ODR1   ODR0     Hife8E   STR4   DBU   DBU   DBU   DBU   C/D   DBU   IBF   OBF     HifeD8   KBCRH0   KBIOE   KCLKI   KDI   KBFSEL   KBIE   KBF   PER   KBS   KBCRH0   KBE   KCLKO   KDO   RXCR3   RXCR2   RXCR1   RXCR0     HifeD9   KBCRL0   KBE   KCLKO   KDO   RXCR3   KB2   KB1   KB0     HifeD0   KBCRL1   KBIOE   KCLKI   KDI   KBFSEL   KBIE   KBF   PER   KBS     HifeD0   KBCRL1   KBE   KCLKO   KDO   RXCR3   RXCR2   RXCR1   RXCR0     HifeD0   KBCRL1   KBF   KB6   KB5   KB4   KB3   KB2   KB1   KB0     HifeD0   KBCRL1   KBF   KCLKO   KDO   RXCR3   RXCR2   RXCR1   RXCR0     HifeE0   KBCRH2   KBIOE   KCLKI   KDI   KBFSEL   KBIE   KBF   PER   KBS     HifeE1   KBCRL2   KBE   KCLKO   KDO   RXCR3   RXCR2   RXCR1   RXCR0     HifeE2   KBBR2   KB7   KB6   KB5   KB4   KB3   KB2   KB1   KB0     HifeE4   KBCOMP   IrE   IrCKS2   IrCKS1   IrCKS0   KBADE   KBCH2   KBCH1   KBCH0   IrDA/   8   expansion   A/D	H'FE85	ODR3	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0	_	
H'FE8D   ODR4   ODR7   ODR6   ODR5   ODR4   ODR3   ODR2   ODR1   ODR0     H'FE8E   STR4   DBU   DBU   DBU   DBU   C/\overline{D}   DBU   IBF   OBF     H'FED8   KBCRH0   KBIOE   KCLKI   KDI   KBFSEL   KBIE   KBF   PER   KBS   KBCRH0   KBE   KCLKO   KDO   —   RXCR3   RXCR2   RXCR1   RXCR0     H'FED4   KBBR0   KB7   KB6   KB5   KB4   KB3   KB2   KB1   KB0     H'FEDC   KBCRH1   KBIOE   KCLKI   KDI   KBFSEL   KBIE   KBF   PER   KBS     H'FEDD   KBCRL1   KBE   KCLKO   KDO   —   RXCR3   RXCR2   RXCR1   RXCR0     H'FEDE   KBBR1   KB7   KB6   KB5   KB4   KB3   KB2   KB1   KB0     H'FEE0   KBCRH2   KBIOE   KCLKI   KDI   KBFSEL   KBIE   KBF   PER   KBS     H'FEE1   KBCRL2   KBE   KCLKO   KDO   —   RXCR3   RXCR2   RXCR1   RXCR0     H'FEE2   KBBR2   KB7   KB6   KB5   KB4   KB3   KB2   KB1   KB0     H'FEE4   KBCOMP   I'E   I'CKS2   I'CKS1   I'CKS0   KBADE   KBCH2   KBCH1   KBCH0   I'DA/   8   expansion   A/D   RXCR3   RXCR2   RXCR1   RXCR0   RXCR3   RXCR3	H'FE86	STR3	DBU	DBU	DBU	DBU	C/D	DBU	IBF	OBF	=	
Hife	H'FE8C	IDR4	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0	=	
H'FED8         KBCRH0         KBIOE         KCLKI         KDI         KBFSEL         KBIE         KBF         PER         KBS         Keyboard         8           H'FED9         KBCRL0         KBE         KCLKO         KDO         —         RXCR3         RXCR2         RXCR1         RXCR0           H'FEDA         KBBR0         KB7         KB6         KB5         KB4         KB3         KB2         KB1         KB0           H'FEDD         KBCRH1         KBIOE         KCLKI         KDI         KBFSEL         KBIE         KBF         PER         KBS           H'FEDD         KBCRL1         KBE         KCLKO         KDO         —         RXCR3         RXCR2         RXCR1         RXCR0           H'FEDE         KBBR1         KB7         KB6         KB5         KB4         KB3         KB2         KB1         KB0           H'FEE0         KBCRH2         KBIOE         KCLKI         KDI         KBFSEL         KBIE         KBF         PER         KBS           H'FEE1         KBCRL2         KBE         KCLKI         KDI         KBFSEL         KBIE         KBF         PER         KBS           H'FEE1         KBCRL2         KBE <td>H'FE8D</td> <td>ODR4</td> <td>ODR7</td> <td>ODR6</td> <td>ODR5</td> <td>ODR4</td> <td>ODR3</td> <td>ODR2</td> <td>ODR1</td> <td>ODR0</td> <td>=</td> <td></td>	H'FE8D	ODR4	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0	=	
H'FED9         KBCRL0         KBE         KCLKO         KDO         —         RXCR3         RXCR2         RXCR1         RXCR0         buffer controller           H'FEDA         KBBR0         KB7         KB6         KB5         KB4         KB3         KB2         KB1         KB0           H'FEDC         KBCRH1         KBIOE         KCLKI         KDI         KBFSEL         KBIE         KBF         PER         KBS           H'FEDD         KBCRL1         KBE         KCLKO         KDO         —         RXCR3         RXCR2         RXCR1         RXCR0           H'FEDE         KBBR1         KB7         KB6         KB5         KB4         KB3         KB2         KB1         KB0           H'FEE0         KBCRH2         KBIOE         KCLKI         KDI         KBFSEL         KBIE         KBF         PER         KBS           H'FEE1         KBCRL2         KBE         KCLKO         KDO         —         RXCR3         RXCR2         RXCR1         RXCR0           H'FEE2         KBBR2         KB7         KB6         KB5         KB4         KB3         KB2         KB1         KB0           H'FEE4         KBCOMP         IrE         Ir	H'FE8E	STR4	DBU	DBU	DBU	DBU	C/D	DBU	IBF	OBF	=	
H*FED9 KBCRL0 KBE KCLKO KDO	H'FED8	KBCRH0	KBIOE	KCLKI	KDI	KBFSEL	KBIE	KBF	PER	KBS	•	8
H'FEDA         KBBR0         KB7         KB6         KB5         KB4         KB3         KB2         KB1         KB0           H'FEDC         KBCRH1         KBIOE         KCLKI         KDI         KBFSEL         KBIE         KBF         PER         KBS           H'FEDD         KBCRL1         KBE         KCLKO         KDO         —         RXCR3         RXCR2         RXCR1         RXCR0           H'FEDE         KBBR1         KB7         KB6         KB5         KB4         KB3         KB2         KB1         KB0           H'FEE0         KBCRH2         KBIOE         KCLKI         KDI         KBFSEL         KBIE         KBF         PER         KBS           H'FEE1         KBCRL2         KBE         KCLKO         KDO         —         RXCR3         RXCR2         RXCR1         RXCR0           H'FEE2         KBBR2         KB7         KB6         KB5         KB4         KB3         KB2         KB1         KB0           H'FEE4         KBCOMP         IrE         IrCKS2         IrCKS1         IrCKS0         KBADE         KBCH2         KBCH1         KBCH0         IrDA/8         expansion A/D	H'FED9	KBCRL0	KBE	KCLKO	KDO	_	RXCR3	RXCR2	RXCR1	RXCR0		
H'FEDD         KBCRL1         KBE         KCLKO         KDO         —         RXCR3         RXCR2         RXCR1         RXCR0           H'FEDE         KBBR1         KB7         KB6         KB5         KB4         KB3         KB2         KB1         KB0           H'FEE0         KBCRH2         KBIOE         KCLKI         KDI         KBFSEL         KBIE         KBF         PER         KBS           H'FEE1         KBCRL2         KBE         KCLKO         KDO         —         RXCR3         RXCR2         RXCR1         RXCR0           H'FEE2         KBBR2         KB7         KB6         KB5         KB4         KB3         KB2         KB1         KB0           H'FEE4         KBCOMP         IrE         IrCKS2         IrCKS1         IrCKS0         KBADE         KBCH2         KBCH1         KBCH0         IrDA/8         expansion A/D	H'FEDA	KBBR0	KB7	KB6	KB5	KB4	KB3	KB2	KB1	KB0	CONTROLLO	
H'FEDE         KBBR1         KB7         KB6         KB5         KB4         KB3         KB2         KB1         KB0           H'FEE0         KBCRH2         KBIOE         KCLKI         KDI         KBFSEL         KBIE         KBF         PER         KBS           H'FEE1         KBCRL2         KBE         KCLKO         KDO         —         RXCR3         RXCR2         RXCR1         RXCR0           H'FEE2         KBBR2         KB7         KB6         KB5         KB4         KB3         KB2         KB1         KB0           H'FEE4         KBCOMP         IrE         IrCKS2         IrCKS1         IrCKS0         KBADE         KBCH2         KBCH1         KBCH0         IrDA/8         expansion A/D	H'FEDC	KBCRH1	KBIOE	KCLKI	KDI	KBFSEL	KBIE	KBF	PER	KBS		
H'FEE0         KBCRH2         KBIOE         KCLKI         KDI         KBFSEL         KBIE         KBF         PER         KBS           H'FEE1         KBCRL2         KBE         KCLKO         KDO         —         RXCR3         RXCR2         RXCR1         RXCR0           H'FEE2         KBBR2         KB7         KB6         KB5         KB4         KB3         KB2         KB1         KB0           H'FEE4         KBCOMP         IrE         IrCKS2         IrCKS1         IrCKS0         KBADE         KBCH2         KBCH1         KBCH0         IrDA/ 8 expansion A/D	H'FEDD	KBCRL1	KBE	KCLKO	KDO	_	RXCR3	RXCR2	RXCR1	RXCR0		
H'FEE1         KBCRL2         KBE         KCLKO         KDO         —         RXCR3         RXCR2         RXCR1         RXCR0           H'FEE2         KBBR2         KB7         KB6         KB5         KB4         KB3         KB2         KB1         KB0           H'FEE4         KBCOMP         IrE         IrCKS2         IrCKS1         IrCKS0         KBADE         KBCH2         KBCH1         KBCH0         IrDA/ expansion A/D         8 expansion A/D	H'FEDE	KBBR1	KB7	KB6	KB5	KB4	KB3	KB2	KB1	KB0		
H'FEE2         KBBR2         KB7         KB6         KB5         KB4         KB3         KB2         KB1         KB0           H'FEE4         KBCOMP         IrE         IrCKS2         IrCKS1         IrCKS0         KBADE         KBCH2         KBCH1         KBCH0         IrDA/ 8 expansion A/D	H'FEE0	KBCRH2	KBIOE	KCLKI	KDI	KBFSEL	KBIE	KBF	PER	KBS		
H'FEE4 KBCOMP IrE IrCKS2 IrCKS1 IrCKS0 KBADE KBCH2 KBCH1 KBCH0 IrDA/ 8 expansion A/D	H'FEE1	KBCRL2	KBE	KCLKO	KDO	_	RXCR3	RXCR2	RXCR1	RXCR0		
expansion A/D	H'FEE2	KBBR2	KB7	KB6	KB5	KB4	KB3	KB2	KB1	KB0		
H'FEE6 DDCSWR SWE SW IE IF CLR3 CLR2 CLR1 CLR0 IIC0 8	H'FEE4	KBCOMP	IrE	IrCKS2	IrCKS1	IrCKS0	KBADE	KBCH2	KBCH1	KBCH0	expansion	8
	H'FEE6	DDCSWR	SWE	SW	IE	IF	CLR3	CLR2	CLR1	CLR0	IIC0	8


Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Bus Width
H'FEE8	ICRA	ICR7	ICR6	ICR5	ICR4	ICR3	ICR2	ICR1	ICR0	Interrupt	8
H'FEE9	ICRB	ICR7	ICR6	ICR5	ICR4	ICR3	ICR2	ICR1	ICR0	controller	
H'FEEA	ICRC	ICR7	ICR6	ICR5	ICR4	ICR3	ICR2	ICR1	ICR0		
H'FEEB	ISR	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F		
H'FEEC	ISCRH	IRQ7SCB	IRQ7SCA	IRQ6SCB	IRQ6SCA	IRQ5SCB	IRQ5SCA	IRQ4SCB	IRQ4SCA		
H'FEED	ISCRL	IRQ3SCB	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCB	IRQ1SCA	IRQ0SCB	IRQ0SCA		
H'FEEE	DTCERA	DTCEA7	DTCEA6	DTCEA5	DTCEA4	DTCEA3	DTCEA2	DTCEA1	DTCEA0	DTC	8
H'FEEF	DTCERB	DTCEB7	DTCEB6	DTCEB5	DTCEB4	DTCEB3	DTCEB2	DTCEB1	DTCEB0		
H'FEF0	DTCERC	DTCEC7	DTCEC6	DTCEC5	DTCEC4	DTCEC3	DTCEC2	DTCEC1	DTCEC0		
H'FEF1	DTCERD	DTCED7	DTCED6	DTCED5	DTCED4	DTCED3	DTCED2	DTCED1	DTCED0		
H'FEF2	DTCERE	DTCEE7	DTCEE6	DTCEE5	DTCEE4	DTCEE3	DTCEE2	DTCEE1	DTCEE0		
H'FEF3	DTVECR	SWDTE	DTVEC6	DTVEC5	DTVEC4	DTVEC3	DTVEC2	DTVEC1	DTVEC0		
H'FEF4	ABRKCR	CMF	_	_	_	_	_	_	BIE	Interrupt	8
H'FEF5	BARA	A23	A22	A21	A20	A19	A18	A17	A16	controller	
H'FEF6	BARB	A15	A14	A13	A12	A11	A10	A9	A8		
H'FEF7	BARC	A7	A6	A5	A4	A3	A2	A1	_		
H'FF80	FLMCR1	FWE	SWE	_	_	EV	PV	E	Р	FLASH	8
H'FF81	FLMCR2	FLER	_	_	_	_	_	ESU	PSU		
H'FF82	PCSR	_	_	_	_	_	PWCKB	PWCKA	_	PWM	8
	EBR1	*	*	*	*	*	*	*	_*	FLASH	8
H'FF83	SYSCR2	KWUL1	KWUL0	P6PUE	_	SDE	CS4E	CS3E	HI12E	HIF:XBS	8
	EBR2	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	FLASH	8
H'FF84	SBYCR	SSBY	STS2	STS1	STS0	_	SCK2	SCK1	SCK0	SYSTEM	8
H'FF85	LPWRCR	DTON	LSON	NESEL	EXCLE	_	_	_			
H'FF86	MSTPCRH	MSTP15	MSTP14	MSTP13	MSTP12	MSTP11	MSTP10	MSTP9	MSTP8		
H'FF87	MSTPCRL	MSTP7	MSTP6	MSTP5	MSTP4	MSTP3	MSTP2	MSTP1	MSTP0		
H'FF88	SMR1	C/A	CHR	PE	O/Ē	STOP	MP	CKS1	CKS0	SCI1	8
	ICCR1	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP	IIC1	
H'FF89	BRR1									SCI1	8
	ICSR1	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	IIC1	
H'FF8A	SCR1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	SCI1	8
H'FF8B	TDR1										
H'FF8C	SSR1	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT		
H'FF8D	RDR1										





Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Bus Width
H'FF8E	SCMR1	_	_	_	_	SDIR	SINV	_	SMIF	SCI1	8
	ICDR1	ICDR7	ICDR6	ICDR5	ICDR4	ICDR3	ICDR2	ICDR1	ICDR0	IIC1	8
	SARX1	SVAX6	SVAX5	SVAX4	SVAX3	SVAX2	SVAX1	SVAX0	FSX		
H'FF8F	ICMR1	MLS	WAIT	CKS2	CKS1	CKS0	BC2	BC1	BC0		
	SAR1	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS		
H'FF90	TIER	ICIAE	ICIBE	ICICE	ICIDE	OCIAE	OCIBE	OVIE	_	FRT	16
H'FF91	TCSR	ICFA	ICFB	ICFC	ICFD	OCFA	OCFB	OVF	CCLRA		
H'FF92	FRCH										
H'FF93	FRCL										
H'FF94	OCRAH										
	OCRBH										
H'FF95	OCRAL										
	OCRBL										
H'FF96	TCR	IEDGA	IEDGB	IEDGC	IEDGD	BUFEA	BUFEB	CKS1	CKS0		
H'FF97	TOCR	ICRDMS	OCRAMS	SICRS	OCRS	OEA	OEB	OLVLA	OLVLB		
H'FF98	ICRAH										
	OCRARH										
H'FF99	ICRAL										
	OCRARL										
H'FF9A	ICRBH										
	OCRAFH										
H'FF9B	ICRBL										
	OCRAFL										
H'FF9C	ICRCH										
	OCRDMH										
H'FF9D	ICRCL										
	OCRDML										
H'FF9E	ICRDH										
H'FF9F	ICRDL										
H'FFA0	SMR2	C/A	CHR	PE	O/E	STOP	MP	CKS1	CKS0	SCI2	8
	DADRAH	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	PWMX	_
	DACR	TEST	PWME		_	OEB	OEA	os	CKS		
H'FFA1	BRR2									SCI2	8
	DADRAL	DA5	DA4	DA3	DA2	DA1	DA0	CFS	_	PWMX	_


Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Bus Width
H'FFA2	SCR2	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	SCI2	8
H'FFA3	TDR2										
H'FFA4	SSR2	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT		
H'FFA5	RDR2								-		
H'FFA6	SCMR2	_	_	_	_	SDIR	SINV	_	SMIF		
	DADRBH	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	PWMX	8
	DACNTH								<u> </u>		
H'FFA7	DADRBL	DA5	DA4	DA3	DA2	DA1	DA0	CFS	REGS		
	DACNTL							_	REGS		
H'FFA8	TCSR0	OVF	WT/IT	TME	RSTS	RST/NMI	CKS2	CKS1	CKS0	WDT0	16
	TCNT0 (write)										
H'FFA9	TCNT0 (read)										
H'FFAA	PAODR	PA7ODR	PA6ODR	PA5ODR	PA4ODR	PA3ODR	PA2ODR	PA10DR	PA0ODR	Ports	8
H'FFAB	PAPIN (read)	PA7PIN	PA6PIN	PA5PIN	PA4PIN	PA3PIN	PA2PIN	PA1PIN	PA0PIN		
	PADDR (write)	PA7DDR	PA6DDR	PA5DDR	PA4DDR	PA3DDR	PA2DDR	PA1DDR	PA0DDR		
H'FFAC	P1PCR	P17PCR	P16PCR	P15PCR	P14PCR	P13PCR	P12PCR	P11PCR	P10PCR		
H'FFAD	P2PCR	P27PCR	P26PCR	P25PCR	P24PCR	P23PCR	P22PCR	P21PCR	P20PCR		
H'FFAE	P3PCR	P37PCR	P36PCR	P35PCR	P34PCR	P33PCR	P32PCR	P31PCR	P30PCR		
H'FFB0	P1DDR	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR		
H'FFB1	P2DDR	P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR		
H'FFB2	P1DR	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR		
H'FFB3	P2DR	P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR	P20DR		
H'FFB4	P3DDR	P37DDR	P36DDR	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR		
H'FFB5	P4DDR	P47DDR	P46DDR	P45DDR	P44DDR	P43DDR	P42DDR	P41DDR	P40DDR		
H'FFB6	P3DR	P37DR	P36DR	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR		
H'FFB7	P4DR	P47DR	P46DR	P45DR	P44DR	P43DR	P42DR	P41DR	P40DR		
H'FFB8	P5DDR	_	_	_	_	_	P52DDR	P51DDR	P50DDR		
H'FFB9	P6DDR	P67DDR	P66DDR	P65DDR	P64DDR	P63DDR	P62DDR	P61DDR	P60DDR		
H'FFBA	P5DR	_	_	_	_	_	P52DR	P51DR	P50DR		
H'FFBB	P6DR	P67DR	P66DR	P65DR	P64DR	P63DR	P62DR	P61DR	P60DR		
H'FFBC	PBODR	PB7ODR	PB6ODR	PB5ODR	PB4ODR	PB3ODR	PB2ODR	PB1ODR	PB0ODR		
H'FFBD	PBPIN (read)	PB7PIN	PB6PIN	PB5PIN	PB4PIN	PB3PIN	PB2PIN	PB1PIN	PB0PIN		
-	P8DDR (write)	_	P86DDR	P85DDR	P84DDR	P83DDR	P82DDR	P81DDR	P80DDR		





HFFBER (read)         P7PIN (read)         P7PPIN (read)         P8PPPIN (read)         P8PPPPIN P8PPPIN P8PPPN         P8PPPPPIN P8PPN         P8PPPPN P8PPPN         P8PPPPN P8PPN         P8PPPN P8PPN P8PPN         P8PPPN P8PPN P8PN P8PPN P8PPN P8PPN P8PPN P8PN	Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Bus Width
HFFEF   P8DR	H'FFBE		P77PIN	P76PIN	P75PIN	P74PIN	P73PIN	P72PIN	P71PIN	P70PIN	Ports	8
HFFCO         P9DDR         P97DDR         P96DDR         P96DDR         P96DDR         P96DR			PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR		
HFFC1         P9DR         P97DR         P96DR         P95DR         P94DR         P92DR         P91DR         P90DR           HFFC2         IER         IRQ7E         IRQ6E         IRQ5E         IRQ4E         IRQ3E         IRQ2E         IRQ1E         IRQ0E         Interrupt controller         8           HFFC3         STCR         IICS         IICX1         IICX0         IICE         FLSHE         —         ICKS1         ICKS0         System         8           HFFC4         SYSCR         CS2E         IOSE         INTM1         INTM0         XRST         NIMIEG         HIE         RAME           HFFC5         MCC         EXPE         —         —         —         —         MDS1         MS0           HFFC6         BCR         ICIS1         ICIS0         BRSTRM BRSTS1         BRSTS0         —         IOS1         IOS0         Bus         controller           HFFC6         BCR         CIS1         CIS1         CIS1         CKS0         CKS1         CKS0         CKS1         CKS0         CKS1         CKS0         TMR1         TMR0, TMR1         HFFC0         TCR1         CMIB         CMIEA         OVF         —         OS3         OS2 <t< td=""><td>H'FFBF</td><td>P8DR</td><td>_</td><td>P86DR</td><td>P85DR</td><td>P84DR</td><td>P83DR</td><td>P82DR</td><td>P81DR</td><td>P80DR</td><td></td><td></td></t<>	H'FFBF	P8DR	_	P86DR	P85DR	P84DR	P83DR	P82DR	P81DR	P80DR		
HFFC2   IER	H'FFC0	P9DDR	P97DDR	P96DDR	P95DDR	P94DDR	P93DDR	P92DDR	P91DDR	P90DDR		
HFFC3   STCR   IICS   IICX1   IICX0   IICE   FLSHE   -	H'FFC1	P9DR	P97DR	P96DR	P95DR	P94DR	P93DR	P92DR	P91DR	P90DR		
Hiff-C4	H'FFC2	IER	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	•	8
HFFC5   MDCR	H'FFC3	STCR	IICS	IICX1	IICX0	IICE	FLSHE	_	ICKS1	ICKS0	System	8
Hiffce   BCR	H'FFC4	SYSCR	CS2E	IOSE	INTM1	INTM0	XRST	NMIEG	HIE	RAME		
Hiffct	H'FFC5	MDCR	EXPE	_	_	_	_	_	MDS1	MDS0		
HFFC7   WSCR   RAMS   RAMS	H'FFC6	BCR	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	_	IOS1	IOS0		8
HIFFC9   TCR1   CMIEB   CMIEA   OVIE   CCLR1   CCLR0   CKS2   CKS1   CKS0     HIFFCA   TCSR0   CMFB   CMFA   OVF   ADTE   OS3   OS2   OS1   OS0     HIFFCB   TCSR1   CMFB   CMFA   OVF   — OS3   OS2   OS1   OS0     HIFFCC   TCORA0   — OS3   OS2   OS1   OS0     HIFFCE   TCORA0   — OS3   OS2   OS1   OS0     HIFFCE   TCORB0   — OS3   OS2   OS1   OS0     HIFFCE   TCORB1   — OS3   OS2   OS1   OS0     HIFFCB   TCNT0   — OS3   OS2   OS1   OS0     HIFFCB   TCNT0   — OS3   OS2   OS1   OS0     HIFFCD   TCNT0   — OS3   OS2   OS1   OS0     HIFFCD   PWOERB   OE15   OE14   OE13   OE12   OE11   OE10   OE9   OE8     HIFFCA   PWOERB   OS15   OS14   OS13   OS12   OS11   OS10   OS9   OS8     HIFFCA   PWDPRA   OS7   OS6   OS5   OS4   OS3   OS2   OS1   OS0     HIFFCA   PWDR0   OS7   OS6   OS5   OS4   OS3   OS2   OS1   OS0     HIFFCA   PWDR0   OS7   OS6   OS5   OS4   OS3   OS2   OS1   OS0     HIFFCA   PWDR0   OS7   OS6   OS5   OS4   OS3   OS2   OS1   OS0     HIFFCA   PWDR0   OS7   OS6   OS5   OS4   OS3   OS2   OS1   OS0     HIFFCA   PWDR0   OS7   OS6   OS5   OS4   OS3   OS2   OS1   OS0     HIFFCA   PWDR0   OS7   OS6   OS5   OS4   OS3   OS2   OS1   OS0     HIFFCA   PWDR0   OS7   OS6   OS5   OS4   OS3   OS2   OS1   OS0     HIFFCA   PWDR0   OS7   OS6   OS5   OS4   OS3   OS2   OS1   OS0     HIFFCA   PWDR0   OS7   OS6   OS5   OS4   OS3   OS2   OS1   OS0     HIFFCA   OS7   OS6   OS5   OS4   OS3   OS2   OS1   OS0     HIFFCA   OS7   OS6   OS5   OS4   OS3   OS2   OS1   OS0     HIFFCA   OS7   OS6   OS5   OS4   OS3   OS2   OS1   OS0     HIFFCA   OS7   OS6   OS5   OS4   OS3   OS2   OS1   OS0     HIFFCA   OS7   OS6   OS5   OS4   OS3   OS2   OS1   OS0     HIFFCA   OS7   OS6   OS5   OS4   OS3   OS2   OS1   OS0     HIFFCA   OS7   OS6   OS5   OS4   OS3   OS2   OS1   OS0     HIFFCA   OS7   OS6   OS5   OS4   OS3   OS2   OS1   OS0     HIFFCA   OS7   OS6   OS5   OS4   OS3   OS2   OS1   OS0     HIFFCA   OS7   OS6   OS5   OS4   OS3   OS2   OS1   OS0   OS3   OS2   OS1   OS1   OS1     HIFFCA   OS7   OS7	H'FFC7	WSCR	RAMS	RAM0	ABW	AST	WMS1	WMS0	WC1	WC0	controller	
HFFC4 TCR0 CMFB CMFA OVF ADTE OS3 OS2 OS1 OS0 HFFCA TCSR0 CMFB CMFA OVF — OS3 OS2 OS1 OS0 HFFCC TCORA0 HFFCD TCORA1 HFFCB TCRB0 HFFCF TCORB1 HFFD0 TCNT0 HFFD1 TCNT1 HFFD2 PWOERB OE15 OE14 OE13 OE12 OE11 OE10 OE9 OE8 HFFCB PWDPRB OS15 OS14 OS13 OS12 OS11 OS10 OS9 OS8 HFFCB PWDPRA OS7 OS6 OS5 OS4 OS3 OS2 OS1 OS0 HFFD6 PWSL PWCKE PWCKS — RS3 RS2 RS1 RS0 HFFD7 PWDR0 to PWDR15 HFFD8 SMR0 C/A CHR PE O/E STOP MP CKS1 CKS0 SCI0 8 ICCR0 ICE IEIC MST TRS ACKE BBSY IRIC SCP IICO HFFD8 BRR0  HFFD8 BRR0 SS1 OS1 OS0 HICCR0 ICE IEIC MST TRS ACKE BBSY IRIC SCP IICO HFFD8 BRR0  HFFD8 BRR0 SS3 OS2 OS1 OS0 HFICH OSCID SCIO SCIO SCIO SCIO SCIO SCIO SCIO SCIO	H'FFC8	TCR0	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0		16
HIFFCB TCSR1	H'FFC9	TCR1	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	TMR1	
H'FFCC TCORA0 H'FFCD TCORA1 H'FFCE TCORB0 H'FFCF TCORB1 H'FFD0 TCNT0 H'FFD1 TCNT1 H'FFD2 PWOERB OE15 OE14 OE13 OE12 OE11 OE10 OE9 OE8 H'FFD3 PWOERA OE7 OE6 OE5 OE4 OE3 OE2 OE1 OE0 H'FFD4 PWDPRB OS15 OS14 OS13 OS12 OS11 OS10 OS9 OS8 H'FFD5 PWDPRA OS7 OS6 OS5 OS4 OS3 OS2 OS1 OS0 H'FFD6 PWSL PWCKE PWCKS — RS3 RS2 RS1 RS0 H'FFD7 PWDR0 to PWDR15 H'FFD8 SMR0 C/Ā CHR PE O/Ē STOP MP CKS1 CKS0 SCI0 8 H'FFD8 BRR0 ICCR0 ICE IEIC MST TRS ACKE BBSY IRIC SCP IICO	H'FFCA	TCSR0	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1	OS0		
H'FFCD TCORA1 H'FFCE TCORB0 H'FFCF TCORB1 H'FFD0 TCNT0 H'FFD1 TCNT1 H'FFD2 PWOERB OE15 OE14 OE13 OE12 OE11 OE10 OE9 OE8 H'FFD3 PWOERA OE7 OE6 OE5 OE4 OE3 OE2 OE1 OE0 H'FFD4 PWDPRB OS15 OS14 OS13 OS12 OS11 OS10 OS9 OS8 H'FFD5 PWDPRA OS7 OS6 OS5 OS4 OS3 OS2 OS1 OS0 H'FFD6 PWSL PWCKE PWCKS — — RS3 RS2 RS1 RS0 H'FFD7 PWDR0 to PWDR15 H'FFD8 SMR0 C/Ā CHR PE O/Ē STOP MP CKS1 CKS0 SCI0 8 I'FFD8 BRR0 SCI0	H'FFCB	TCSR1	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS0		
H'FFCE TCORB0  H'FFCF TCORB1  H'FFD0 TCNT0  H'FFD1 TCNT1  H'FFD2 PWOERB OE15 OE14 OE13 OE12 OE11 OE10 OE9 OE8  H'FFD3 PWOERA OE7 OE6 OE5 OE4 OE3 OE2 OE1 OE0  H'FFD4 PWDPRB OS15 OS14 OS13 OS12 OS11 OS10 OS9 OS8  H'FFD5 PWDPRA OS7 OS6 OS5 OS4 OS3 OS2 OS1 OS0  H'FFD6 PWSL PWCKE PWCKS — RS3 RS2 RS1 RS0  H'FFD7 PWDR0  to  PWDR15  H'FFD8 SMR0 C/Ā CHR PE O/Ē STOP MP CKS1 CKS0 SCI0 8  ICCR0 ICE IEIC MST TRS ACKE BBSY IRIC SCP IICO  H'FFD9 BRR0 SCI0	H'FFCC	TCORA0										
H'FFCF TCORB1 H'FFD0 TCNT0 H'FFD1 TCNT1 H'FFD2 PWOERB OE15 OE14 OE13 OE12 OE11 OE10 OE9 OE8 H'FFD3 PWOERA OE7 OE6 OE5 OE4 OE3 OE2 OE1 OE0 H'FFD4 PWDPRB OS15 OS14 OS13 OS12 OS11 OS10 OS9 OS8 H'FFD5 PWDPRA OS7 OS6 OS5 OS4 OS3 OS2 OS1 OS0 H'FFD6 PWSL PWCKE PWCKS — — RS3 RS2 RS1 RS0 H'FFD7 PWDR0 to PWDR15 H'FFD8 SMR0 C/Ā CHR PE O/Ē STOP MP CKS1 CKS0 SCI0 8 ICCR0 ICE IEIC MST TRS ACKE BBSY IRIC SCP IICO H'FFD9 BRR0 SCI0	H'FFCD	TCORA1										
H'FFD0 TCNT0  H'FFD1 TCNT1  H'FFD2 PWOERB OE15 OE14 OE13 OE12 OE11 OE10 OE9 OE8  H'FFD3 PWOERA OE7 OE6 OE5 OE4 OE3 OE2 OE1 OE0  H'FFD4 PWDPRB OS15 OS14 OS13 OS12 OS11 OS10 OS9 OS8  H'FFD5 PWDPRA OS7 OS6 OS5 OS4 OS3 OS2 OS1 OS0  H'FFD6 PWSL PWCKE PWCKS — — RS3 RS2 RS1 RS0  H'FFD7 PWDR0 to PWDR15  H'FFD8 SMR0 C/Ā CHR PE O/Ē STOP MP CKS1 CKS0 SCI0 8  ICCR0 ICE IEIC MST TRS ACKE BBSY IRIC SCP IIC0  H'FFD9 BRR0 SCI0	H'FFCE	TCORB0										
H'FFD1   TCNT1	H'FFCF	TCORB1										
H'FFD2	H'FFD0	TCNT0										
H'FFD3	H'FFD1	TCNT1										
H'FFD4	H'FFD2	PWOERB	OE15	OE14	OE13	OE12	OE11	OE10	OE9	OE8	PWM	8
H'FFD5	H'FFD3	PWOERA	OE7	OE6	OE5	OE4	OE3	OE2	OE1	OE0		
H'FFD6         PWSL         PWCKE         PWCKS         —         RS3         RS2         RS1         RS0           H'FFD7         PWDR0 to PWDR15         LOCK	H'FFD4	PWDPRB	OS15	OS14	OS13	OS12	OS11	OS10	OS9	OS8		
H'FFD7	H'FFD5	PWDPRA	OS7	OS6	OS5	OS4	OS3	OS2	OS1	OS0		
to	H'FFD6	PWSL	PWCKE	PWCKS	_	_	RS3	RS2	RS1	RS0		
PWDR15           H'FFD8         SMR0         C/Ā         CHR         PE         O/Ē         STOP         MP         CKS1         CKS0         SCI0         8           ICCR0         ICE         IEIC         MST         TRS         ACKE         BBSY         IRIC         SCP         IICO           H'FFD9         BRR0         SCI0         SCI0         SCI0         SCI0         SCI0	H'FFD7	PWDR0										
H'FFD9 BRR0 ICE IEIC MST TRS ACKE BBSY IRIC SCP IICO SCIO												
H'FFD9 BRR0 SCIO	H'FFD8	SMR0	C/Ā	CHR	PE	O/E	STOP	MP	CKS1	CKS0	SCI0	8
		ICCR0	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP	IIC0	_
ICSR0 ESTP STOP IRTR AASX AL AAS ADZ ACKB IIC0	H'FFD9	BRR0									SCI0	_
		ICSR0	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	IIC0	

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Bus Width
H'FFDA	SCR0	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	SCI0	8
H'FFDB	TDR0										
H'FFDC	SSR0	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT		
H'FFDD	RDR0										
H'FFDE	SCMR0	_	_	_	_	SDIR	SINV	_	SMIF		
	ICDR0	ICDR7	ICDR6	ICDR5	ICDR4	ICDR3	ICDR2	ICDR1	ICDR0	IIC0	_
	SARX0	SVAX6	SVAX5	SVAX4	SVAX3	SVAX2	SVAX1	SVAX0	FSX		
H'FFDF	ICMR0	MLS	WAIT	CKS2	CKS1	CKS0	BC2	BC1	BC0		
	SAR0	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS		
H'FFE0	ADDRAH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	A/D	8
H'FFE1	ADDRAL	AD1	AD0	_	_	_	_	_	_		
H'FFE2	ADDRBH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2		
H'FFE3	ADDRBL	AD1	AD0	_	_	_	_	_	_		
H'FFE4	ADDRCH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2		
H'FFE5	ADDRCL	AD1	AD0	_	_	_	_	_	_		
H'FFE6	ADDRDH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2		
H'FFE7	ADDRDL	AD1	AD0	_	_	_	_	_	_		
H'FFE8	ADCSR	ADF	ADIE	ADST	SCAN	CKS	CH2	CH1	CH0		
H'FFE9	ADCR	TRGS1	TRGS0	_	_	_	_	_	_		
H'FFEA	TCSR1	OVF	WT/IT	TME	PSS	RST/NMI	CKS2	CKS1	CKS0	WDT1	16
	TCNT1 (write)										
H'FFEB	TCNT1 (read)										
H'FFF0	HICR	_	_	_	_	_	IBFIE2	IBFIE1	FGA20E	HIF: XBS	8
	TCRX	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	TMRX	_
	TCRY	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	TMRY	_
H'FFF1	KMIMR	KMIMR7	KMIMR6	KMIMR5	KMIMR4	KMIMR3	KMIMR2	KMIMR1	KMIMR0	Interrupt controller	8
	TCSRX	CMFB	CMFA	OVF	ICF	OS3	OS2	OS1	OS0	TMRX	_
	TCSRY	CMFB	CMFA	OVF	ICIE	OS3	OS2	OS1	OS0	TMRY	_
H'FFF2	KMPCR	KM7PCR	KM6PCR	KM5PCR	KM4PCR	KM3PCR	KM2PCR	KM1PCR	KM0PCR	Ports	_
	TICRR									TMRX	_
	TCORAY									TMRY	_
H'FFF3	KMIMRA	KMIMR15	KMIMR14	KMIMR13	KMIMR12	KMIMR11	KMIMR10	KMIMR9	KMIMR8	Interrupt controller	8
	TICRF									TMRX	_
	TCORBY									TMRY	





Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Bus Width
H'FFF4	IDR1	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0	HIF:XBS	8
	TCNTX									TMRX	=
	TCNTY									TMRY	=
H'FFF5	ODR1	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0	HIF:XBS	=
	TCORC									TMRX	-
	TISR	_	_	_	_	_	_	_	IS	TMRY	-
H'FFF6	STR1	DBU	DBU	DBU	DBU	C/D	DBU	IBF	OBF	HIF:XBS	-
	TCORAX									TMRX	-
H'FFF7	TCORBX										
H'FFF8	DADR0									D/A	-
H'FFF9	DADR1										
H'FFFA	DACR	DAOE1	DAOE0	DAE	_	_	_	_	_		
H'FFFC	IDR2	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0	HIF:XBS	-
	TCONRI	SIMOD1	SIMOD0	SCONE	ICST	HFINV	VFINV	HIINV	VIINV	Timer connection	-
H'FFFD	ODR2	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0	HIF:XBS	=
	TCONRO	HOE	VOE	CLOE	CBOE	HOINV	VOINV	CLOINV	CBOINV	Timer connection	-
H'FFFE	STR2	DBU	DBU	DBU	DBU	C/D	DBU	IBF	OBF	HIF:XBS	-
	TCONRS	TMRX/Y	ISGENE	HOMOD1	HOMOD0	VOMOD1	VOMOD0	CLMOD1	CLMOD0	Timer	-
H'FFFF	SEDGR	VEDG	HEDG	CEDG	HFEDG	VFEDG	PREQF	IHI	IVI	connection	
H'FE16	PGNOCR	PG7NOC	PG6NOC	PG5NOC	PG4NOC	PG3NOC	PG2NOC	PG1NOC	PG0NOC	Additional	-
H'FE18	PENOCR	PE7NOC	PE6NOC	PE5NOC	PE4NOC	PE3NOC	PE2NOC	PE1NOC	PE0NOC	ports in H8S/2169	
H'FE19	PFNOCR	PF7NOC	PF6NOC	PF5NOC	PF4NOC	PF3NOC	PF2NOC	PF1NOC	PF0NOC		
H'FE1C	PCNOCR	PC7NOC	PC6NOC	PC5NOC	PC4NOC	PC3NOC	PC2NOC	PC1NOC	PC0NOC		
H'FE1D	PDNOCR	PD7NOC	PD6NOC	PD5NOC	PD4NOC	PD3NOC	PD2NOC	PD1NOC	PD0NOC		
H'FE46	PGODR	PG70DR	PG60DR	PG5ODR	PG40DR	PG3ODR	PG2ODR	PG10DR	PG0ODR		
H'FE47	PGPIN (read)	PG7PIN	PG6PIN	PG5PIN	PG4PIN	PG3PIN	PG2PIN	PG1PIN	PG0PIN		
	PGDDR (write)	PG7DDR	PG6DDR	PG5DDR	PG4DDR	PG3DDR	PG2DDR	PG1DDR	PG0DDR		
H'FE48	PEODR	PE7ODR	PE60DR	PE5ODR	PE40DR	PE3ODR	PE2ODR	PE10DR	PE0ODR		
H'FE49	PFODR	PF70DR	PF6ODR	PF5ODR	PF4ODR	PF3ODR	PF2ODR	PF10DR	PF00DR		
H'FE4A	PEPIN (read)	PE7PIN	PE6PIN	PE5PIN	PE4PIN	PE3PIN	P32PIN	PE1PIN	PE0PIN		
	PEDDR (write)	PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR	PE0DDR		

# Appendix B Internal I/O Registers

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Bus Width
H'FE4B	PFPIN (read)	PF7PIN	PF6PIN	PF5PIN	PF4PIN	PF3PIN	PF2PIN	PF1PIN	PF0PIN	Additional ports in	8
	PFDDR (write)	PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	PF1DDR	PF0DDR	H8S/2169	
H'FE4C	PCODR	PC7ODR	PC6ODR	PC5ODR	PC4ODR	PC3ODR	PC2ODR	PC10DR	PC0ODR		
H'FE4D	PDODR	PD70DR	PD6ODR	PD5ODR	PD4ODR	PD3ODR	PD2ODR	PD10DR	PD00DR		
H'FE4E	PCPIN (read)	PC7PIN	PC6PIN	PC5PIN	PC4PIN	PC3PIN	PC2PIN	PC1PIN	PC0PIN		
	PCDDR (write)	PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR		
H'FE4F	PDPIN (read)	PD7PIN	PD6PIN	PD5PIN	PD4PIN	PD3PIN	PD2PIN	PD1PIN	PD0PIN		
	PDDDR (write)	PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDR		

Note: \* This bit must not be set to 1.

# **B.2** Register Selection Conditions

Lower Address	Register Name	H8S/2149 Register Selection Conditions	H8S/2169 Register Selection Conditions	Module Name
H'EC00 to	MRA	RAME = 1 in SYSCR	<b>←</b>	DTC
H'EFFF	SAR	<del>_</del>		
	MRB	<del></del>		
	DAR	<del></del>		
	CRA	<del>_</del>		
	CRB	<del></del>		
H'FE16	PGNOCR	_	No conditions	Ports
H'FE18	PENOCR	<del></del>		
H'FE19	PFNOCR			
H'FE1C	PCNOCR	<del>_</del>		
H'FE1D	PDNOCR	<del></del>		
H'FE20	TWR0MW	$MSTP0 = 0, (HI12E = 0)^*$	←	HIF:LPC
	TWR0SW	<del>_</del>		
H'FE21	TWR1	<del>_</del>		
H'FE22	TWR2	<del>_</del>		
H'FE23	TWR3	<del>_</del>		
H'FE24	TWR4	<del></del>		
H'FE25	TWR5	<del>_</del>		
H'FE26	TWR6	<del>_</del>		
H'FE27	TWR7	<del></del>		
H'FE28	TWR8	<del>_</del>		
H'FE29	TWR9	<del></del>		
H'FE2A	TWR10	<del></del>		
H'FE2B	TWR11	<del>_</del>		
H'FE2C	TWR12	<del></del>		
H'FE2D	TWR13	<del>_</del>		
H'FE2E	TWR14	<del>_</del>		
H'FE2F	TWR15	<del></del>		
H'FE30	IDR3	<del>_</del>		
H'FE31	ODR3	<del>_</del>		
H'FE32	STR3	<del>_</del>		
H'FE34	LADR3H	<del>_</del>		
H'FE35	LADR3L	<del>_</del>		

Lower Address	Register Name	H8S/2149 Register Selection Conditions	H8S/2169 Register Selection Conditions	Module Name
H'FE36	SIRQCR0	$MSTP0 = 0, (HI12E = 0)^*$	<b>←</b>	HIF:LPC
H'FE37	SIRQCR1	_		
H'FE38	IDR1	_		
H'FE39	ODR1	_		
H'FE3A	STR1	_		
H'FE3C	IDR2	_		
H'FE3D	ODR2	_		
H'FE3E	STR2	_		
H'FE40	HICR0	_		
H'FE41	HICR1	_		
H'FE42	HICR2	_		
H'FE43	HICR3	_		
H'FE44	WUEMRB	MSTP0 = 0	MSTP0 = 0	Interrupt controller
H'FE46	PGODR	_	No conditions	Ports
H'FE47	PGPIN (read)	_		
	PGDDR (write)	_		
H'FE48	PEODR	_		
H'FE49	PFODR	_		
H'FE4A	PEPIN (read)	_		
	PEDDR (write)	_		
H'FE4B	PFPIN (read)	_		
	PFDDR (write)	_		
H'FE4C	PCODR	_		
H'FE4D	PDODR	_		
H'FE4E	PCPIN (read)	_		
	PCDDR (write)	<del>_</del>		
H'FE4F	PDPIN (read)	_		
	PDDDR (write)	_		
H'FE80	HICR2	MSTP2 = 0	<b>←</b>	HIF:XBS
H'FE84	IDR3	_		
H'FE85	ODR3	<del>_</del>		
H'FE86	STR3	_		
H'FE8C	IDR4	=		
H'FE8D	ODR4	<del>_</del>		
H'FE8E	STR4	_		

Lower Address	Register Name	H8S/2149 Register Selection Conditions	H8S/2169 Register Selection Conditions	Module Name
H'FED8	KBCRH0	MSTP2 = 0	$\leftarrow$	Keyboard buffer
H'FED9	KBCRL0			controller
H'FEDA	KBBR0			
H'FEDC	KBCRH1			
H'FEDD	KBCRL1			
H'FEDE	KBBR1			
H'FEE0	KBCRH2			
H'FEE1	KBCRL2			
H'FEE2	KBBR2			
H'FEE4	KBCOMP	No conditions	←	IrDA/ expansion A/D
H'FEE6	DDCSWR	MSTP4 = 0	<b>←</b>	IIC0
H'FEE8	ICRA	No conditions	<del>←</del>	Interrupt controller
H'FEE9	ICRB			
H'FEEA	ICRC			
H'FEEB	ISR			
H'FEEC	ISCRH			
H'FEED	ISCRL			
H'FEEE	DTCERA	No conditions	←	DTC
H'FEEF	DTCERB			
H'FEF0	DTCERC			
H'FEF1	DTCERD			
H'FEF2	DTCERE			
H'FEF3	DTVECR			
H'FEF4	ABRKCR	No conditions	<b>←</b>	Interrupt controller
H'FEF5	BARA			
H'FEF6	BARB			
H'FEF7	BARC			
H'FF80	FLMCR1	FLSHE = 1 in STCR	←	Flash memory
H'FF81	FLMCR2			
H'FF82	PCSR	FLSHE = 0 in STCR	<b>←</b>	PWM
	EBR1	FLSHE = 1 in STCR	$\leftarrow$	Flash memory
H'FF83	SYSCR2	FLSHE = 0 in STCR	$\leftarrow$	HIF:XBS
	EBR2	FLSHE = 1 in STCR	$\leftarrow$	Flash memory

Lower Address	Register Name	H8S/2149 Re Selection Co	-	H8S/2169 Register Selection Conditions	Module Name
H'FF84	SBYCR	FLSHE = 0 ir	STCR	<b>←</b>	System
H'FF85	LPWRCR	<del></del>			
H'FF86	MSTPCRH				
H'FF87	MSTPCRL	<del></del>			
H'FF88	SMR1	MSTP6 = 0, IICE = 0 in S	TCR	<b>←</b>	SCI1
	ICCR1	MSTP3 = 0, IICE = 1 in S	TCR	<b>←</b>	IIC1
H'FF89	BRR1	MSTP6 = 0, IICE = 0 in S	TCR	<b>←</b>	SCI1
	ICSR1	MSTP3 = 0, IICE = 1 in S	TCR	<b>←</b>	IIC1
H'FF8A	SCR1	MSTP6 = 0		<b>←</b>	SCI1
H'FF8B	TDR1	<del></del>			
H'FF8C	SSR1				
H'FF8D	RDR1				
H'FF8E	SCMR1	MSTP6 = 0, IICE = 0 in S	TCR	<b>←</b>	
	ICDR1	MSTP3 = 0, IICE = 1	ICE = 1 in ICCR1	<b>←</b>	IIC1
	SARX1	in STCR	ICE = 0 in ICCR1		
H'FF8F	ICMR1		ICE = 1 in iCCR1		
	SAR1		ICE = 0 in ICCR1		
H'FF90	TIER	MSTP13 = 0		<b>←</b>	FRT
H'FF91	TCSR				
H'FF92	FRCH				
H'FF93	FRCL				
H'FF94	OCRAH		OCRS = 0 in TOCR		
	OCRBH		OCRS = 1 in TOCR		
H'FF95	OCRAL		OCRS = 0 in TOCR		
	OCRBL		OCRS = 1 in TOCR	_	

Lower Address	Register Name	H8S/2149 Register Selection Conditions	H8S/2169 Register Selection Conditions	Module Name
H'FF96	TCR	MSTP13 = 0	<b>←</b>	FRT
H'FF97	TOCR			
H'FF98	ICRAH	ICRS = 0 in TOCR		
	OCRARH	ICRS = 1 in TOCR		
H'FF99	ICRAL	ICRS = 0 in TOCR		
	OCRARL	ICRS = 1 in TOCR		
H'FF9A	ICRBH	ICRS = 0 in TOCR		
	OCRAFH	ICRS = 1 in TOCR	_	
H'FF9B	ICRBL	ICRS = 0 in TOCR		
	OCRAFL	ICRS = 1 in TOCR		
H'FF9C	ICRCH	ICRS = 0 in TOCR	_	
	OCRDMH	ICRS = 1 in TOCR		
H'FF9D	ICRCL	ICRS = 0 in TOCR		
	OCRDML	ICRS = 1 in TOCR		
H'FF9E	ICRDH	<u> </u>	<del></del>	
H'FF9F	ICRDL			
H'FFA0	SMR2	MSTP5 = 0, IICE = 0 in STCR	<b>←</b>	SCI2
	DADRAH	MSTP11 = 0, REGS = 0 IICE = 1 in in DACNT/ STCR DADRB	<b>←</b>	PWMX
	DACR	REGS = 1 in DACNT/ DADRB		
H'FFA1	BRR2	MSTP5 = 0, IICE = 0 in STCR	<b>←</b>	SCI2
	DADRAL	MSTP11 = 0, REGS = 0 IICE = 1 in in DACNT/ STCR DADRB	<b>←</b>	PWMX

Lower Address	Register Name	H8S/2149 Re Selection Co	-	H8S/2169 Register Selection Conditions	Module Name
H'FFA2	SCR2	MSTP5 = 0		<b>←</b>	SCI2
H'FFA3	TDR2				
H'FFA4	SSR2	_			
H'FFA5	RDR2	<del>-</del>			
H'FFA6	SCMR2	MSTP5 = 0, I STCR	ICE = 0 in	<b>←</b>	SCI2
	DADRBH	MSTP11 = 0, IICE = 1 in STCR	REGS = 0 in DACNT/ DADRB	←	PWMX
	DACNTH		REGS = 1 in DACNT/ DADRB		
H'FFA7	DADRBL	MSTP11 = 0, IICE = 1 in STCR	REGS = 0 in DACNT/ DADRB	←	PWMX
	DACNTL	_	REGS = 1 in DACNT/ DADRB	_	
H'FFA8	TCSR0	No conditions	3	<b>←</b>	WDT0
	TCNT0 (write)				
H'FFA9	TCNT0 (read)				
H'FFAA	PAODR0	No conditions	3	$\leftarrow$	Ports
H'FFAB	PAPIN (read)	_			
	PADDR (write)	_			
H'FFAC	P1PCR	_			
H'FFAD	P2PCR	_			
H'FFAE	P3PCR	_			
H'FFB0	P1DDR	<u></u>			
H'FFB1	P2DDR	<u></u>			
H'FFB2	P1DR	<u></u>			
H'FFB3	P2DR	_			
H'FFB4	P3DDR	_			
H'FFB5	P4DDR	_			
H'FFB6	P3DR	_			
H'FFB7	P4DR	_			
H'FFB8	P5DDR	_			
H'FFB9	P6DDR	_			
H'FFBA	P5DR				

Lower Address	Register Name	H8S/2149 Register Selection Conditions	H8S/2169 Register Selection Conditions	Module Name
H'FFBB	P6DR	No conditions	<b>←</b>	Ports
H'FFBC	PBODR	<del>_</del>		
H'FFBD	P8DDR (write)	<del>_</del>		
	PBPIN (read)	<del>_</del>		
H'FFBE	P7PIN (read)	<del>_</del>		
	PBDDR (write)	<del>_</del>		
H'FFBF	P8DR	<del>_</del>		
H'FFC0	P9DDR	<del>_</del>		
H'FFC1	P9DR	<del>_</del>		
H'FFC2	IER	No conditions	<b>←</b>	Interrupt controller
H'FFC3	STCR	No conditions	<b>←</b>	System
H'FFC4	SYSCR	<del>_</del>		
H'FFC5	MDCR			
H'FFC6	BCR			Bus controller
H'FFC7	WSCR	<del>_</del>		
H'FFC8	TCR0	MSTP12 = 0	<b>←</b>	TMR0, TMR1
H'FFC9	TCR1			
H'FFCA	TCSR0	<del>_</del>		
H'FFCB	TCSR1			
H'FFCC	TCORA0	<del>_</del>		
H'FFCD	TCORA1	<del>_</del>		
H'FFCE	TCORB0			
H'FFCF	TCORB1	<del>_</del>		
H'FFD0	TCNT0	<del>_</del>		
H'FFD1	TCNT1			
H'FFD2	PWOERB	No conditions	←	PWM
H'FFD3	PWOERA			
H'FFD4	PWDPRB			
H'FFD5	PWDPRA			
H'FFD6	PWSL	MSTP11 = 0	<del></del>	
H'FFD7	PWDR0 to PWDR15	_		
H'FFD8	SMR0	MSTP7 = 0, IICE = 0 in STCR	<b>←</b>	SCI0
	ICCR0	MSTP4 = 0, IICE = 1 in STCR	<b>←</b>	IIC0

Lower Address	Register Name	H8S/2149 Re Selection Co	•	H8S/2169 Register Selection Conditions	Module Name
H'FFD9	BRR0	MSTP7 = 0, STCR	IICE = 0 in	<b>←</b>	SCI0
	ICSR0	MSTP4 = 0, STCR	IICE = 1 in	<b>←</b>	IIC0
H'FFDA	SCR0	MSTP7 = 0		$\leftarrow$	SCI0
H'FFDB	TDR0				
H'FFDC	SSR0				
H'FFDD	RDR0	<del></del> -			
H'FFDE	SCMR0	MSTP7 = 0, STCR	IICE = 0 in		
	ICDR0	MSTP4 = 0, IICE = 1 in	ICE = 1 in ICCR0	<b>←</b>	IIC0
	SARX0	STCR	ICE = 0 in ICCR0	_	
H'FFDF	ICMR0		ICE = 1 in ICCR0	_	
	SAR0		ICE = 0 in ICCR0	_	
H'FFE0	ADDRAH	MSTP9 = 0		←	A/D
H'FFE1	ADDRAL	<del>_</del>			
H'FFE2	ADDRBH	<del></del>			
H'FFE3	ADDRBL	<del></del>			
H'FFE4	ADDRCH	<del></del> -			
H'FFE5	ADDRCL				
H'FFE6	ADDRDH				
H'FFE7	ADDRDL				
H'FFE8	ADCSR	_			
H'FFE9	ADCR				
H'FFEA	TCSR1	No conditions	S	$\leftarrow$	WDT1
	TCNT1 (write)				
H'FFEB	TCNT1 (read)	<del></del> -			
H'FFF0	HICR	MSTP2 = 0, SYSCR	HIE = 1 in	$\leftarrow$	HIF:XBS
	TCRX	MSTP8 = 0, HIE = 0 in SYSCR	TMRX/Y = 0 in TCONRS	<b>←</b>	TMRX
	TCRY		TMRX/Y = 1 in TCONRS	_	TMRY


Lower Address	Register Name	H8S/2149 Re Selection Co	•	H8S/2169 Register Selection Conditions	Module Name
H'FFF1	KMIMR	MSTP2 = 0, SYSCR	HIE = 1 in	<b>←</b>	Interrupt controller
	TCSRX	MSTP8 = 0, HIE = 0 in	TMRX/Y = 0 in TCONRS	_	TMRX
	TCSRY	SYSCR	TMRX/Y = 1 in TCONRS	_	TMRY
H'FFF2	KMPCR	MSTP2 = 0, SYSCR	HIE = 1 in	<b>←</b>	Ports
	TICRR	MSTP8 = 0, HIE = 0 in	TMRX/Y = 0 in TCONRS	_	TMRX
TCORAY SYSCR		TMRX/Y = 1 in TCONRS	_	TMRY	
H'FFF3	KMIMRA	MSTP2 = 0, SYSCR	HIE = 1 in	<b>←</b>	Interrupt controller
	TICRF	MSTP8 = 0, HIE = 0 in	TMRX/Y = 0 in TCONRS	_	TMRX
	TCORBY	SYSCR	TMRX/Y = 1 in TCONRS	_	TMRY
H'FFF4	H'FFF4 IDR1 MSTP2 = SYSCR		HIE = 1 in	<b>←</b>	HIF:XBS
	TCNTX	MSTP8 = 0, HIE = 0 in	TMRX/Y = 0 in TCONRS	_	TMRX
	TCNTY	SYSCR	TMRX/Y = 1 in TCONRS	_	TMRY
H'FFF5	ODR1	MSTP2 = 0, SYSCR	HIE = 1 in	<b>←</b>	HIF:XBS
	TCORC	MSTP8 = 0, HIE = 0 in	TMRX/Y = 0 in TCONRS	_	TMRX
	TISR	SYSCR	TMRX/Y = 1 in TCONRS	_	TMRY
H'FFF6	STR1	MSTP2 = 0, SYSCR	HIE = 1 in	<b>←</b>	HIF:XBS
	TCORAX	MSTP8 = 0,	TMRX/Y = 0	_	TMRX
H'FFF7	TCORBX	HIE = 0 in SYSCR	in TCONRS		
H'FFF8	DADR0	MSTP10 = 0		←	D/A
H'FFF9	DADR1				
H'FFFA	DACR				

Lower Address	Register Name	H8S/2149 Register Selection Conditions	H8S/2169 Register Selection Conditions	Module Name
H'FFFC	IDR2	MSTP2 = 0, HIE = 1 in SYSCR	<b>←</b>	HIF:XBS
	TCONRI	MSTP8 = 0, HIE = 0 in SYSCR	<b>←</b>	Timer connection
H'FFFD	ODR2	MSTP2 = 0, HIE = 1 in SYSCR	<b>←</b>	HIF:XBS
	TCONRO	MSTP8 = 0, HIE = 0 in SYSCR	<b>←</b>	Timer connection
H'FFFE	STR2	MSTP2 = 0, HIE = 1 in SYSCR	<b>←</b>	HIF:XBS
	TCONRS	MSTP8 = 0, HIE = 0 in	$\leftarrow$	Timer connection
H'FFFF	SEDGR	SYSCR		

Note: \* The settings of HIF:XBS related bits do not affect the operation of the HIF:LPC.

However, for reasons relating to the configuration of the program development tool (emulator), when the HIF:LPC is used, bit HI12E in SYSCR2 should not be set to 1.

### **B.3** Functions



#### MRA—DTC Mode Register A H'EC00-H'EFFF DTC Bit 7 6 5 4 3 2 1 0 SM0 DM1 MD0 DTS SM1 DM0 MD1 Sz Initial value Undefined Undefined Undefined Undefined Undefined Undefined Undefined Read/Write DTC data transfer size Byte-size transfer Word-size transfer DTC transfer mode select Destination side is repeat area or block area Source side is repeat area or block area DTC mode Normal mode Repeat mode 1 Block transfer mode Destination address mode DAR is fixed 1 DAR is incremented after a transfer (by 1 when Sz = 0; by 2 when Sz = 1) DAR is decremented after a transfer (by 1 when Sz = 0; by 2 when Sz = 1) Source address mode SAR is fixed 1 SAR is incremented after a transfer (by 1 when Sz = 0; by 2 when Sz = 1) SAR is decremented after a transfer (by 1 when Sz = 0; by 2 when Sz = 1)

MRB—DTC M	Iode Regi	ster B			H'EC00	r	DTC			
Bit	7	6	5	4	3	2	1	0		
	CHNE	DISEL	_	_	_	_	_	_		
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined		
Read/Write										
	DTC c	hain trans	fer enable							
	0 Er	nd of DTC	data trans	sfer						
	1 D	TC chain t	ransfer							

SAR—DTC S	ource	Add	ress I	Regist	ter	H'EC00-H	H'EC00-H'EFFF					
Bit	23	22	21	20	19		4	3	2	1	0	
Initial value	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined		Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	
Read/Write	_	_	_	_	_		_	_	_	_		

Specifies DTC transfer data source address

DAR—DTC D	estin	ation	Addı	ress I	Regist	er H'EC00–H	H'EC00-H'EFFF					
Bit	23	22	21	20	19		4	3	2	1	0	
Initial value	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined		Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	
Read/Write	_	_	_	_	_		_	_	_	_		

Specifies DTC transfer data destination address

CRA—DTC Transfer Count Register A								H'EC00-H'EFFF						DTC		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined
Read/Write	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
	<b>◆</b> CRAH —							CRAL —							<b></b>	
					_											

# Specifies the number of DTC data transfers

CRB—DTC Transfer Count Register B								<b>H</b> ']	EC00	–H'E	FFF				DTC			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Initial value	Unde- fined																	
Read/Write	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_			

Specifies the number of DTC block data transfers

TWR0 to TWR15—Two-Way Data Register H'FE20–H'FE2F HIF (LPC)												
• TWR0MW												
Bit	7	6	5	4	3	2	1	0				
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Initial value	_		_	_	_		_					
Slave Read/Write	R	R	R	R	R	R	R	R				
Host Read/Write	W	W	W	W	W	W	W	W				
• TWR0SW												
Bit	7	6	5	4	3	2	1	0				
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Initial value	_	_	_	_	_	_	_					
Slave Read/Write	W	W	W	W	W	W	W	W				
Host Read/Write	R	R	R	R	R	R	R	R				
• TWR1 to TWR15	i											
Bit	7	6	5	4	3	2	1	0				
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Initial value	_	_	_	_	_	_	_	_				
Slave Read/Write	R/W											
Host Read/Write	R/W											

Data register accessible by both host and slave

IDR3—Input Dat IDR1—Input Dat IDR2—Input Dat	a Registe	r 1		]	H'FE30 H'FE38 H'FE3C	]	HIF (LPC) HIF (LPC) HIF (LPC)			
Bit	7	6	5	4	3	2	1	0		
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Initial value	_	_	_	_	_	_	_			
Slave Read/Write	R	R	R	R	R	R	R	R		
Host Read/Write	W	W	W	W	W	W	W	W		

Written by host using I/O address in table below\*

I,	O add	ress		Transfer	Host register	
Bits 15 to 4	Bit 3	Bit 2	Bit 1	Bit 0	cycle	selection
0000 0000 0110	0	0	0	0	I/O write	IDR1 write, $C/\overline{D}1 \leftarrow 0$
0000 0000 0110	0	1	0	0	I/O write	IDR1 write, $C/\overline{D}1 \leftarrow 1$
0000 0000 0110	0	0	1	0	I/O write	IDR2 write, $C/\overline{D}2 \leftarrow 0$
0000 0000 0110	0	1	1	0	I/O write	IDR2 write, $C/\overline{D}2 \leftarrow 1$


Note: \* For information on IDR3 selection, see section 18B.2.4, LPC Channel 3 Address Register (LADR3).

ODR3—Output I ODR1—Output I ODR2—Output I	Data Regi	ister 1	H'FE31 H'FE39 H'FE3D	HIF (LPC) HIF (LPC) HIF (LPC)					
Bit	7	6	5	4	3	2	1	0	_
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Initial value	_	_	_	_	_	_	_	_	
Slave Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Host Read/Write	R	R	R	R	R	R	R	R	

Read by host using I/O address in table below\*

I,	/O add	ress		Transfer	Host register	
Bits 15 to 4	Bit 3	Bit 2	Bit 1	Bit 0	cycle	selection
0000 0000 0110	0	0	0	0	I/O read	ODR1 read
0000 0000 0110	0	0	1	0	I/O read	ODR2 read

Note: \* For information on ODR3 selection, see section 18B.2.4, LPC Channel 3 Address Register (LADR3).



Note: \* Only 0 can be written, to clear the flag.

STR1—Status Res	_			H'FE3A H'FE3E						
• STR1										
Bit	7	6	5	4	3	2	1	0		
	DBU17	DBU16	DBU15	DBU14	C/D1	DBU12	IBF1	OBF1		
Initial value	0	0	0	0	0	0	0	0		
Slave Read/Write	R/W	R/W	R/W	R/W	R	R/W	R	R/(W)*		
Host Read/Write	R	R	R	R	R	R	R	R		
• STR2										
Bit	7	6	5	4	3	2	1	0		
	DBU27	DBU26	DBU25	DBU24	C/D2	DBU22	IBF2	OBF2		
Initial value	0	0	0	0	0	0	0	0		
Slave Read/Write	R/W	R/W	R/W	R/W	R	R/W	R	R/(W)*		
Host Read/Write	R	R	R	R	R	R	R	R		
	Us	ser-defined	d bits	Input da  0 [Cl. Sla  1 [Se	[Clearin Host rea or slave [Setting Slave w ta registe earing co ave reads	writes 0 to condition] rites to OD r full ndition] IDR	] sing I/O OBF bit			
				nand/data						
				-		DR) conter				
1 Input data register (IDR) contents are a										

Note: \* Only 0 can be written, to clear the flag.

# LADR3H—LPC Channel 3 Address Register H LADR3L—LPC Channel 3 Address Register L

H'FE34 H'FE35 HIF (LPC) HIF (LPC)

				LADI	R3H							LAD	R3L			
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	_	Bit 1	TWRE
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W											
	$\downarrow$	$\downarrow$		$\downarrow$												
IDR3, ODR3, STR3 address	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	1/0	Bit 1	0
	$\downarrow$															
TWR0-TWR15 address	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	$\overline{\text{Bit}}\overline{4}$	1/0	1/0	1/0	1/0

Channel 3 address bits 15 to 3 and 1

Register selection according to the bits ignored in address match determination is as shown in the following table.

	I/O address				Transfer					
Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	cycle	Host register selection				
Bit 4	Bit 3	0	0 Bit 1 0		I/O write	IDR3 write, $C/\overline{D}3 \leftarrow 0$				
Bit 4	Bit 3	1	1 Bit 1 0		I/O write	IDR3 write, $C/\overline{D}3 \leftarrow 1$				
Bit 4	Bit 3	0	Bit 1	0	I/O read	ODR3 read				
Bit 4	Bit 3	1	Bit 1	0	I/O read	STR3 read				
Bit 4	0	0	0	0	I/O write	TWR0MW write				
Bit 4	0	0	0	1	I/O write	TWR1 write to TWR15 write				
			:							
	1	1	1	1						
Bit 4	0	0	0	0	I/O read	TWR0SW read				
Bit 4	0	0 0 1		1	I/O read	TWR1 read to TWR15 read				
			:							
	1	1	1	1						


Two-way register enable


LADR3L Bit 0	Description
TWRE	
0	TWR operation is disabled TWR-related I/O address match determination is halted
1	TWR operation is enabled
	Bit 0




#### SIRQCR0—SERIRQ Control Register 0 H'FE36 HIF (LPC) Bit 7 5 4 3 2 1 0 6 SMIE3B SMIE3A SMIE2 $O/\overline{C}$ **IFDIR** IRQ12E1 IRQ1E1 0 Initial value 0 0 0 0 0 0 0 R/W R/W R/W Slave Read/Write R R/W R/W R/W R/W Host Read/Write HIRQ1 interrupt enable 1 HIRQ1 interrupt request by OBF1 and IRQ1E1 is disabled [Clearing conditions Writing 0 to IRQ1E1 · LPC hardware reset, LPC software reset · Clearing OBF1 to 0 HIRQ1 interrupt request by setting OBF1 to 1 is enabled [Setting condition] Writing 1 after reading IRQ1E1 = 0 HIRQ12 interrupt enable 1 HIRQ12 interrupt request by OBF1 and IRQ12E1 is disabled [Clearing conditions] · Writing 0 to IRQ12E1 LPC hardware reset, LPC software reset Clearing OBF1 to 0 HIRQ12 interrupt request by setting OBF1 to 1 is enabled [Setting condition] Writing 1 after reading IRQ12E1 = 0 SMI interrupt enable 2 SMI interrupt request by OBF2 and SMIE2 is disabled [Clearing conditions] Writing 0 to SMIE2 · LPC hardware reset, LPC software reset Clearing OBF2 to 0 (when IEDIR = 0) [When IEDIR = 0] SMI interrupt request by setting OBF2 to 1 is enabled [When IEDIR = 1] SMI interrupt is requested [Setting condition] Writing 1 after reading SMIE2 = 0 SMI interrupt enable 3A SMI interrupt request by OBF3A and SMIE3A is disabled [Clearing conditions] Writing 0 to SMIE3A LPC hardware reset, LPC software reset Clearing OBF3A to 0 (when IEDIR = 0) [When IEDIR = 0] SMI interrupt request by setting OBF3A to 1 is enabled [When IEDIR = 1] SMI interrupt is requested [Setting condition] Writing 1 after reading SMIE3A = 0 SMI interrupt enable 3B SMI interrupt request by OBF3B and SMIE3B is disabled [Clearing conditions] Writing 0 to SMIE3B LPC hardware reset, LPC software reset Clearing OBF3B to 0 (when IEDIR = 0) [When IEDIR = 0] SMI interrupt request by setting OBF3B to 1 is enabled [When IEDIR = 1] SMI interrupt is requested [Setting condition] Reserved Writing 1 after reading SMIE3B = 0 Interrupt enable direct mode Host interrupt is requested when host interrupt enable bit and corresponding OBF are both set to 1 Host interrupt is requested when host interrupt enable bit is set to 1 Quiet/continuous mode flag Continuous mode [Clearing conditions] LPC hardware reset, LPC software reset · Specification by SERIRQ transfer cycle stop frame Quiet mode [Setting condition]

· Specification by SERIRQ transfer cycle stop frame







HICR2—Host Into	erface	Cont	rol Reg	giste	er 2	H'FE42					HIF (LPC)			
Bit	7		6		5	4		3		2	1	0		
	GA2	0 L	RST	SE	NWC	ABI	RT	IBFIE	Ξ3	IBFIE2	IBFIE1	ERRIE		
Initial value	0	l	0		0	0	)	0		0	0	0		
Slave Read/Write	R	R	/(W)*	R/	(W)*	R/(V	V)*	R/W	V	R/W	R/W	R/W		
Host Read/Write	_		_					_			_			
		Γ												
					<del>-</del>	IBFIE2			enabi		r interrupt enable  Description			
					_	_	_	0	Error	Error interrupt requests disabled				
					_	_	_	1	Error interrupt requests enabled					
					_	-	0	_		t data register rupt request o	r IDR1 receive disabled	-complete		
					_	_	1	_		nput data register IDR1 receive-complete nterrupt request enabled				
					_	0	_	_		Input data register IDR2 receive-complete interrupt request disabled				
				_	1	-	_		Input data register IDR2 receive-complete interrupt request enabled					
			0			_	İ	_			r IDR3 and TV interrupt reque			
					1	-		_		Input data register IDR3 and TWR receive-complete interrupt requests enabled				
	LPC above interrupt flag    Clearing conditions    Writing 0 after reading ABF     LPC hardware reset (LRST)     LPC hardware shutdown (\$   LPC software shutdown (\$   LPC software shutdown (\$   LPC software shutdown (\$   Setting condition]     LFRAME pin falling edge december							RESET RSTB = wn (SDV vn (SDV dge dete	F pin fa : 1) WNE : VNB =	= 1 and LPCF : 1) during LPC tr	ransfer cycle	e detection)		
		LPC hardware reset (LRESET pin falling edge detection)     LPC software reset (LRSTB = 1)  1 [Setting condition]								on)				
						falling e	dge det	ection						
			C reset int					_						
		0	Cleari • Writing	ng coi ng 0 a	ndition] ifter rea	ding LRS	ST = 1							
		1	[Setting			g edge d	etection	n						
		0 pin mo												
	0 GA20 pin goes to low level													
	1 GA20 pin goes to high level													

Note: \* Only 0 can be written to bits 6 to 4, to clear the flags.

HICR3—Host Int	erface Co	ontrol Reg	gister 3	]	H'FE43	HIF (LPC)		
Bit	7	6	5	4	3	2	1	0
	LFRAME	CLKRUN	SERIRQ	LRESET	LPCPD	PME	LSMI	LSCI
Initial value	0	0	0	0	0	0	0	0
Slave Read/Write	R	R	R	R	R	R	R	R
Host Read/Write	0 <u>L</u> l	0 C 1 C ME pin mo	SERIF  0 S  1 S  JN pin mo  LKRUN pi  LKRUN pi  onitor  in goes to	IPCP  O I  I I  RESET pi  O LRES  I LRES  RQ pin more EERIRQ pin EERIRQ pin contion in goes to in goes to	LSMI p  O LSMI p  O LSMI p  O D LS  1 LSMI p  O PME p  T PME p  PD pin mor  PCPD pir  n monitor  ET pin goe  mitor  n goes to I  low level  high level	LSCI pir in monitor SMI pin go onitor in goes to in goes to in goes to I n goes to I es to low le es to high	n goes to I n goes	level

WUEMRB—Wakeup Event Interrupt Mask Register B H'FE44 Interrupt Con									
Bit	7	6	5	4	3	2	1	0	
	WUEMR7	WUEMR6	WUEMR5	WUEMR4	WUEMR3	WUEMR2	WUEMR1	WUEMR0	
Initial value	1	1	1	1	1	1	1	1	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
			Wake	up event ir	i nterrupt ma	ask			
0 Wakeup event interrupt request enabled									
			1 V	Vakeup ev	ent interru	pt request	disabled	1	
								_	


HICR2—Host Into	erface C	ontrol Re	gister 2	r 2 H'FE80				HIF (XBS
Bit	7	6	5	4	3	2	1	0
	_	_		_	_	IBFIE4	IBFIE3	
Initial value	1	1	1	1	1	0	0	0
Slave Read/Write	_	_	_	_	_	R/W	R/W	_
Host Read/Write	_	_	_	_	_		$\overline{}$	_
			Input data register full interrupt enable bi					
			Input data register (IDR3) reception interrupt request disabled					ompleted
			1	Input data register (IDR3) reception completed interrupt request enabled				
	Inp	ut data reg	ister full i	nterrupt er	nable bit 4		_	
	Input data register (IDR4) reception completed interrupt request disabled							
	1	Input data register (IDR4) reception completed interrupt request enabled						

IDR3—Input D IDR4—Input D	_				H'FE84 H'FE8C		HIF (XBS) HIF (XBS)	
Bit	7	6	5	4	3	2	1	0
	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0
Initial value	_	_	_	_	_	_	_	_
Slave R/W	R	R	R	R	R	R	R	R
Host R/W	W	W	W	W	W	W	W	W


Stores host data bus contents at rise of  $\overline{IOW}$  when  $\overline{CS}$  is low

ODR3—Out ODR4—Out		HIF (2							
Bit	7	6	5	4	3	2	1	0	_
	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0	
Initial value	_	_	_	_	_	_	_	_	-
Slave R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Host R/W	R	R	R	R	R	R	R	R	

ODR contents are output to the host data bus when HA0 is low,  $\overline{\text{CS}}$  is low, and  $\overline{\text{IOR}}$  is low



Note: \* Only 0 can be written, to clear the flag.



Note: \* Only 0 can be written, to clear the flag.

KBCRL0—H KBCRL1—H KBCRL2—H	Keyboard	l Control R	egister I	L1	H'FE H'FE H'FE	DD	Keyboa	rd Buffer	Controller Controller Controller
Bit	7	6	5	4		3	2	1	0
	KBE	KCLKO	KDO	_	. F	XCR3	RXCR2	RXCR1	RXCR0
Initial value	0	1	1	1	•	0	0	0	0
Read/Write	R/W	R/W	R/W	_	-	R	R	R	R
				Receive o	counter				
				RXCR3	RXCR			Receive da	ta contents
				0	0	0	0	Stor.	rt bit
						1	0		30
							1	K	
					1	0	0		32
							1	KI	33
						1	0	KI	34
							1	K	35
				1	0	0	0	KI	36
							1		37
						1	0	Parit	ty bit
							1	_	
					1	_		_	
		0 Keyl	0 K 1 K d clock ou	t fer control	ouffer co				
		ard enable							
		ading of recei							
	1 Lo	ading of recei	ve data in	to KBBR	is enabl	ed			

KBBR0—Keyboard Data Buffer Register 0 KBBR1—Keyboard Data Buffer Register 1 KBBR2—Keyboard Data Buffer Register 2					H'FEDA H'FEDE H'FEE2		Keyboard Buffer Controller Keyboard Buffer Controller Keyboard Buffer Controller		
Bit	7	6	5	4	3	2	1	0	
	KB7	KB6	KB5	KB4	KB3	KB2	KB1	KB0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R	R	R	R	R	R	R	R	
				Stores re	ceive data				

Stores receive data

# **KBCOMP**—Keyboard Comparator Control Register

## H'FEE4

# IrDA/Expansion A/D

Initial value	
Read/Write	

Bit

7	6	5	4	3	2	1	0
IrE	IrCKS2	IrCKS1	IrCKS0	KBADE	KBCH2	KBCH1	KBCH0
0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 3: Keyboard A/D enable

Bits 2 to 0: Keyboard A/D channel select 2 to 0

Bit 3	Bit 2	Bit 1	Bit 0	A/D converter	A/D converter						
KBADE	KBCH2	KBCH1	КВСН0	channel 6 input	channel 7 input						
0	_	_	_	AN6	AN7						
1	0	0	0	CIN0	CIN8						
			1	CIN1	CIN9						
		1	0	CIN2	CIN10						
			1	CIN3	CIN11						
	1	0	0	CIN4	CIN12						
			1	CIN5	CIN13						
		1	0	CIN6	CIN14						
			1	CIN7	CIN15						

### IrDA Clock select 2 to 0

0	0	0	$B \times 3/16$ (3/16 of the bit rate)
		1	φ/2
	1	0	φ/4
		1	φ/8
1	0	0	φ/16
		1	ф/32
	1	0	φ/64
		1	φ/128

### IrDA enable

	The TxD2/IrTxD and RxD2/IrRxD pins function as TxD2 and RxD2
1	The TxD2/IrTxD and RxD2/IrRxD pins function as IrTxD and IrRxD

#### IIC0 DDCSWR—DDC Switch Register H'FEE6 Bit 7 6 5 4 3 2 1 0 SWE SW IF CLR3 CLR2 CLR1 CLR0 ΙE Initial value 0 0 0 O 1 1 1 1 R/W R/W R/(W)\*1 W\*2 W\*2 W\*2 W\*2 Read/Write R/W IIC clear bits Bit 3 Bit 2 Bit 1 Bit 0 Description CLR3 CLR2 CLR1 CLR0 0 0 Setting prohibited 1 0 0 Setting prohibited IIC0 internal latch cleared 1 IIC1 internal latch cleared 0 IIC0 and IIC1 internal latches cleared 1 1 Invalid setting DDC mode switch interrupt flag No interrupt is requested when automatic format switching is executed [Clearing condition] When 0 is written in IF after reading IF = 1 An interrupt is requested when automatic format switching is executed [Setting condition] When a falling edge is detected on the SCL pin when SWE = 1 DDC mode switch interrupt enable bit Interrupt when automatic format switching is executed is disabled Interrupt when automatic format switching is executed is enabled DDC mode switch 0 IIC channel 0 is used with the I<sup>2</sup>C bus format [Clearing conditions] · When 0 is written by software • When a falling edge is detected on the SCL pin when SWE = 1 IIC channel 0 is used in formatless mode [Setting condition] When 1 is written in SW after reading SW = 0 DDC mode switch enable Automatic switching of IIC channel 0 from formatless mode to I<sup>2</sup>C bus format is disabled Automatic switching of IIC channel 0 from formatless mode to I<sup>2</sup>C bus format is enabled

Notes: 1. Only 0 can be written, to clear the flag.

2. Always read as 1.

Rev. 3.00 Jan 18, 2006 page 916 of 1044 REJ09B0280-0300



ICRA—Interrupt Control Register A ICRB—Interrupt Control Register B ICRC—Interrupt Control Register C				H'FEE8 H'FEE9 H'FEEA			Interrupt Controller Interrupt Controller Interrupt Controller		
Bit	7	6	5	4	3	2	1	0	
	ICR7	ICR6	ICR5	ICR4	ICR3	ICR2	ICR1	ICR0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Interrupt control level  O Corresponding interrupt source is control level 0 (non-priority)  1 Corresponding interrupt source is control level 1 (priority)								

# Correspondence between Interrupt Sources and ICR Settings

Register	Bits										
Register	7	6	5	4	3	2	1	0			
ICRA	IRQ0	IRQ1	IRQ2 IRQ3	IRQ4 IRQ5	IRQ6 IRQ7	DTC	Watchdog timer 0	Watchdog timer 1			
ICRB	A/D converter	Free- running timer	_	_	8-bit timer channel 0		8-bit timer channels X, Y	HIF:XBS, keyboard buffer controller			
ICRC	SCI channel 0	SCI channel 1	SCI channel 2	IIC channel 0	IIC channel 1	_	HIF:LPC	_			

ISR—IRQ Sta	atus Regis	ter		Н	FEEB		Interrupt Controller		
Bit	7	6	5	4	3	2	1	0	
	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/(W)*1	R/(W)*1	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	
	Cle Will Wiss Will or  1 [Sett Will (IR Will set Will Set Will Set Will Set	RQ0 flags aring conditions are to the conditions are the	eading IRC pt exception CB = IRQ interrupt e detection ons] input goes IRQnSCA ag edge oc g edge oc g edge oc g edge oc	on handling $R$	ng is execution and iRQ and iRQ and ing is QnSCB = 1000 low-level Qn input w	uted while n input is he executed 1 or IRQns detection while falling	low-level on high *2 while falling SCA = 1)*:  is set gledge det	detection ng, rising, 2 ection is	
		nen a fallin				_ n input wh	nile both-e	dge	

(n = 7 to 0)

Notes: 1. Only 0 can be written, to clear the flag.

2. When a product, in which a DTC is incorporated, is used in the following settings, the corresponding flag bit is not automatically cleared even when exception handing, which is a clear condition, is executed and the bit is held at 1.

detection is set (IRQnSCB = IRQnSCA = 1)

- (1) When DTCEA3 is set to 1 (ADI is set to an interrupt source), IRQ4F flag is not automatically cleared.
- (2) When DTCEA2 is set to 1 (ICIA is set to an interrupt source), IRQ5F flag is not automatically cleared.
- (3) When DTCEA1 is set to 1 (ICIB is set to an interrupt source), IRQ6F flag is not automatically cleared.
- (4) When DTCEA0 is set to 1 (OCIA is set to an interrupt source), IRQ7F flag is not automatically cleared.

When activation interrupt sources of DTC and IRQ interrupts are used with the above combinations, clear the interrupt flag by software in the interrupt handling routine of the corresponding IRQ.

**Interrupt Controller** 

ISCRH—IRQ ISCRL—IRQ		_					Interrupt Controll Interrupt Controll		
ISCRH									
Bit	15	14	13	12	11	10	9	8	
	IRQ7SCB	IRQ7SCA	IRQ6SCB	IRQ6SCA	IRQ5SCB	IRQ5SCA	IRQ4SCB	IRQ4SCA	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W R/W R/W R/W R/W							R/W	
ISCRL	IRQ7 to IRQ4 sense control A and B								
Bit	7	6	5	4	3	2	1	0	
	IRQ3SCB	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCB	IRQ1SCA	IRQ0SCB	IRQ0SCA	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

IRQ3 to IRQ0 sense control A and B

1	bits 7 to 0 bits 7 to 0	Description
IRQ7SCB to IRQ0SCB	IRQ7SCA to IRQ0SCA	Description
0	0	Interrupt request generated at IRQ7 to IRQ0 input at low level
	1	Interrupt request generated at falling edge of IRQ7 to IRQ0 input
1	0	Interrupt request generated at rising edge of IRQ7 to IRQ0 input
	1	Interrupt request generated at both falling and rising edges of IRQ7 to IRQ0 input

DTCER—DTC	C Enable	Register		H'1	DTO			
Bit	7	6	5	4	3	2	1	0
	DTCE7	DTCE6	DTCE5	DTCE4	DTCE3	DTCE2	DTCE1	DTCE0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	0 D	ctivation e TC activat Clearing co When dat When the TC activat Holding co When the D ave not en	cion by interpretations; in the conditions; a transfer specified cion by interpretation; bits is the cion by interpretation; and the cion by interpretation; a	ends with number o	the DISEI f transfers nabled	end		

DTVECR—D	TC Vector	r Register		H'l		DTC		
Bit	7	6	5	4	3	2	1	0
	SWDTE	DTVEC6	DTVEC5	DTVEC4	DTVEC3	DTVEC2	DTVEC1	DTVEC0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W	R/W
DTC software activation enable  O DTC software activation is disabled [Clearing condition] When the DISEL bit is 0 and the specified number of transfers have not ended  1 DTC software activation is enabled [Holding conditions]  • When data transfer ends with the DISEL bit set to 1						s have		
	•	When the specified number of transfers end     During software-activated deta transfer						

Note: \* A value of 1 can always be written to the SWDTE bit, but 0 can only be written after 1 is read.

ABRKCR—Ad	ldress Bro	eak Contr	ol Regist	er	H'FEF4	Interrupt Controller			
Bit	7	6	5	4	3	2	1	0	
	CMF	_	_	_	_	_	_	BIE	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	<u>R</u>	_	_	_		Addres	— upt enable ss break di	sabled	
	0 [Cl WI 1 [Se	ondition match flag							

BARA—Brea BARB—Brea BARC—Brea		H'FEF5 H'FEF6 H'FEF7		Interrupt Controller Interrupt Controller Interrupt Controller					
Bit	7	6	5	4	3	2	1	0	
BARA	A23	A22	A21	A20	A19	A18	A17	A16	
Initial value	0	0	0	0	0	0	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
									-


Specifies address (bits 23 to 16) at which address break is to be generated

Bit	7	6	5	4	3	2	1	0
BARB	A15	A14	A13	A12	A11	A10	A9	A8
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							
·								

Specifies address (bits 15 to 8) at which address break is to be generated

Bit	7	6	5	4	3	2	1	0
BARC	A7	A6	A5	A4	А3	A2	A1	_
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

Specifies address (bits 7 to 1) at which address break is to be generated



Flash write enable

FLMCR2—F	lash M	Iemory Cont	rol Regis	ter 2	H'FI	F81	F	lash Memo	
Bit	7	6	5	4	3	2	1	0	
	FLE	R —	_	_	_	_	ESU	PSU	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	<u>R</u>	_	_	_	_	0 P	m setup rogram se rogram se Setting cor/hen SWE	ndition]	
					0 1		ondition]	d	
	Flas	sh memory eri	or						
	0	Flash memory is operating normally Flash memory program/erase protection (error protection) is disabled [Clearing condition] Reset or hardware standby mode						sabled	
	1	An error has occurred during flash memory programming/erasing Flash memory program/erase protection (error protection) is enabled [Setting condition] See section 22.8.3, Error Protection							

PCSR—Peripheral Clock Select Register				H'FF82				PWM		
Bit	7	6	5	4	3	2	1	0		
	_		_	_	_	PWCKB	PWCKA	_		
Initial value	0	0	0	0	0	0	0	0		
Read/Write	_	_	_	_	_	R/W	R/W	_		

## PWM clock select -

PW	/SL	PC	SR	
Bit 7	Bit 6	Bit 2	Bit 1	Description
PWCKE	PWCKS	PWCKB	PWCKA	
0	_	_	_	Clock input is disabled
1	0	_	_	φ (system clock) is selected
	1	0	0	φ/2 is selected
			1	φ/4 is selected
		1	0	φ/8 is selected
			1	φ/16 is selected

SYSCR2—Sys	tem Cont	trol Regis	ter 2		H'FF8	3		HIF (XBS)
Bit	7	6	5	4	3	2	1	0
	KWUL1	KWUL0	P6PUE	_	SDE	CS4E	CS3E	HI12E
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W
					CS4 e 0   H   f   f	0 Hos are 1 Hos are S3 enable D Host in functio 1 Host in	disabled at interface enabled at enabled at enabled at enable at enable at enable at enable ace pin chaisabled ace pin chaisabled	e functions e functions n channel 3 d n channel 3 d
				Shutdown 0 Host		oin shutdo	wn functio	n disabled
								n enabled
		D-	rt 6 MOC					
Port 6 MOS input pull-up extra  O Standard current specification is selected for port 6 MOS input pull-up function  1 Current-limit specification is selected for port 6 MOS input pull-up function								
	Ke	y wakeup	level 1 an	d 0				
	0	<u> </u>			elected as	port 6 inp	ut level	
		1 Inpu	t level 1 is	selected	as port 6 i	nput level		
	1				as port 6 i			
		1 Inpu	t level 3 is	selected	as port 6 i	nput level		

Rev. 3.00 Jan 18, 2006 page 926 of 1044 REJ09B0280-0300



SYSCR2—Sys	tem Cont	rol Regist	er 2		H'FF83		HIF (XBS		
Bit	7	6	5	4	3	2	1	0	
EBR1	_		_	_	_	_	_	_	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	*2	*2	*2	*2	*2	*2	*2	*2	
Bit	7	6	5	4	3	2	1	0	
EBR2	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	
Initial value	0	0	0	0	0	0	0	0	•
Read/Write	R/W*1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Notes: 1. In normal mode, these bits cannot be modified and are always read as 0.

2. This bit must not be set to 1.

## Erase Blocks

Block (Size)	Addresses			
64-kbyte version	Addresses			
EB0 (1 kbyte)	H'(00)0000 to H'(00)03FF			
EB1 (1 kbyte)	H'(00)0400 to H'(00)07FF			
EB2 (1 kbyte)	H'(00)0800 to H'(00)0BFF			
EB3 (1 kbyte)	H'(00)0C00 to H'(00)0FFF			
EB4 (28 kbytes)	H'(00)1000 to H'(00)7FFF			
EB5 (16 kbytes)	H'(00)8000 to H'(00)BFFF			
EB6 (8 kbytes)	H'(00)C000 to H'(00)DFFF			
EB7 (8 kbytes)	H'00E000 to H'00FFFF			

EBR1—Erase	•				H'FF82 H'FF83	Flash Memory Flash Memory			
Bit	7	6	5	4	3	2	1	0	
	_	_	_	_	_	_	_	_	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	*2	*2	*2	*2	*2	*2	*2	*2	
Bit	7	6	5	4	3	2	1	0	
	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W*1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Notes: 1. In normal mode, these bits cannot be modified and are always read as 0.

2. This bit must not be set to 1.

## Erase Blocks

Block (Size)	Addresses
EB0 (1 kbyte)	H'(00)0000 to H'(00)03FF
EB1 (1 kbyte)	H'(00)0400 to H'(00)07FF
EB2 (1 kbyte)	H'(00)0800 to H'(00)0BFF
EB3 (1 kbyte)	H'(00)0C00 to H'(00)0FFF
EB4 (28 kbytes)	H'(00)1000 to H'(00)7FFF
EB5 (16 kbytes)	H'(00)8000 to H'(00)BFFF
EB6 (8 kbytes)	H'(00)C000 to H'(00)DFFF
EB7 (8 kbytes)	H'00E000 to H'00FFFF

System

0

SCK0

0

R/W

#### SBYCR—Standby Control Register H'FF84 Bit 7 6 5 4 3 2 1 SCK1 SSBY STS2 STS1 STS0 SCK2 0 0 Initial value 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W System clock select 2 to 0 0 0 0 Bus master is in high-speed mode 1 Medium-speed clock = $\phi/2$ 1 0 Medium-speed clock = $\phi/4$ 1 Medium-speed clock = $\phi/8$ 1 0 0 Medium-speed clock = $\phi/16$ 1 Medium-speed clock = $\phi/32$ 1 Standby timer select 2 to 0

0	0	0	Standby time = 8192 states
		1	Standby time = 16384 states
	1	0	Standby time = 32768 states
		1	Standby time = 65536 states
1	0	0	Standby time = 131072 states
		1	Standby time = 262144 states
	1	0	Reserved
		1	Standby time = 16 states*

Note: \* This setting must not be used in the flash memory version.

## Software standby

0	Transition to sleep mode after execution of SLEEP instruction in high-speed mode
	or medium-speed mode
	Transition to subsleep mode on execution of SLEEP instruction in subactive mode
1	Transition to software standby mode, subactive mode, or watch mode after execution
	of SLEEP instruction in high-speed mode or medium-speed mode
	Transition to watch mode or high-speed mode after execution of SLEEP instruction in
	subactive mode

LPWRCR—L	ow-Powe	r Control	Register			System				
Bit	7	6	5	4	3	2	1	0		
	DTON	LSON	NESEL	EXCLE	_	_	_	_		
Initial value	0	0	0	0	0	0	0	0		
Read/Write (8S/2169)	R/W	R/W	R/W	R/W	R/W	_	_	_		
Read/Write (8S/2149)	R/W	R/W	R/W	R/W	_	_	_	_		
	Subclock input enable									
0 Subclock input from EXCL pin is disabled										
				1 S	ubclock in	put from E	XCL pin i	s enabled		
			Noise (	olimination	compling	frequency	, coloct		_	
				ampling at			7 361601			
				ampling at	1					
			1 3	ampling at	φαινιαθα	by 4				
	Low-	speed on	flag							
When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made to sleep mode, software standby mode, or watch mode*										
								, a transitio	n	
					•	nigh-speed on is made		peed mod	е	

After watch mode is cleared, a transition is made to subactive mode

Note: \* When a transition is made to watch mode or subactive mode,

When a SLEEP instruction is executed in high-speed mode a transition is made to watch mode or subactive mode\*

• When a SLEEP instruction is executed in subactive mode, a transition

Direct-transfer on flag

When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made to sleep mode, software standby mode, or watch mode\*

is made to subsleep mode or watch mode

high-speed mode must be set.

- When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode or watch mode
- When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made directly to subactive mode\*, or a transition is made to sleep mode or software standby mode
  - When a SLEEP instruction is executed in subactive mode, a transition is made directly to high-speed mode, or a transition is made to subsleep mode

Note: \* When a transition is made to watch mode or subactive mode, high-speed mode must be set.



System

MSTPCRL-	-Moo	dule S	Stop	Cont	rol R	legist	er L		H'	FF87	7					System
				MSTF	PCRH	l				MSTPCRL						
Bit	_ 7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	MSTP15	MSTP14	MSTP13	MSTP12	MSTP11	MSTP10	MSTP9	MSTP8	MSTP7	MSTP6	MSTP5	MSTP4	MSTP3	MSTP2	MSTP1	MSTP0
Initial value	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W     R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W							
								М	odule	stop						
								(	M	odule	stop	mode	is cle	ared		
								1	M	odule	stop	mode	is se	t		

H'FF86


MSTPCRH—Module Stop Control Register H

The correspondence between MSTPCR bits and on-chip supporting modules is shown below.

Register	Bit	Module					
MSTPCRH	MSTP15*	_					
	MSTP14	Data transfer controller (DTC)					
	MSTP13	6-bit free-running timer (FRT)					
	MSTP12	8-bit timers (TMR0, TMR1)					
	MSTP11	8-bit PWM timer (PWM), 14-bit PWM timer (PWMX)					
	MSTP10	D/A converter					
	MSTP9	A/D converter					
	MSTP8	8-bit timers (TMRX, TMRY), timer connection					
MSTPCRL	MSTP7	Serial communication interface 0 (SCI0)					
	MSTP6	Serial communication interface 1 (SCI1)					
	MSTP5	Serial communication interface 2 (SCI2)					
	MSTP4	I <sup>2</sup> C bus interface (IIC) channel 0					
	MSTP3	I <sup>2</sup> C bus interface (IIC) channel 1					
	MSTP2	Host interface (HIF:XBS),					
		keyboard matrix interrupt mask register (KMIMR),					
		keyboard matrix interrupt mask register A (KMIMRA),					
		port 6 MOS pull-up control register (KMPCR),					
		keyboard buffer controller (PS2)					
	MSTP1	_					
	MSTP0	Host interface (HIF:LPC)					

Notes: Bits 1 and 0 can be read and written but do not affect operation.

<sup>\*</sup> Bit 15 must not be set to 1.




RENESAS

CCR1—I <sup>2</sup> C Bu CCR0—I <sup>2</sup> C Bu		_		H'FF88 H'FFD8						
Bit	7	6	5	4		3	2	1	0	_
	ICE	IEIC	MST	TRS	;	ACKE	BBSY	IRIC	SCP	
Initial value	0	0	0	0		0	0	0	1	
Read/Write	R/W	R/W	R/W	R/W		R/W	R/W	R/(W)*	W	
SCL and S function	e enable erface mod DA signal	enable 0 Interrup	ort	Maste	0 1 er/sl	Bus busy  Bus busy  Bus busy  Cle Wh  Bus busy  Cle Wh  Bus busy  Cle Wh  Here  I bus busy  Cle Wh  I bus I	prohibit  O Writing stop with 1 React value  bus interfat Waiting f progress  Interrupt  te: For the condition 12C Busy  is is free earing condition a stop condition a start condition in the condition of the action of the acti	requested clearing anins, see sec Control Re lition] ondition is clear condition is clear	a start or n combinate ag returns a g is ignored trequest floor transfer d setting tion 16.2.5 gister (ICC) detected detected n oit is ignored tinuous	d ag in  5, CR).
I <sup>2</sup> C bus inte transfer op are driving	erface mod erations (pi the bus)	e accessed ule enabled ns SCL and be accessed	for SCA	1 (	)   1   Fo		eive mode nsmit mode ee section	16.2.5, I <sup>2</sup> C I	Bus Contro	ol

Note: \* Only 0 can be written, to clear the flag.

BRR1—Bit Ra BRR2—Bit Ra BRR0—Bit Ra	te Registe	er 2			H'FF89 H'FFA2 H'FFD9	1		SC	CI1 CI2 CI0
Bit	7	6	5	4	3	2	1	0	7
Initial value	1	1	1	1	1	1	1	1	•
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
									_

Sets the serial transmit/receive bit rate



Notes: 1. Only 0 can be written, to clear the flag.

2. For the clearing and setting conditions, see section 16.2.6, I<sup>2</sup>C Bus Status Register (ICSR).

SCR1—Serial SCR2—Serial SCR0—Serial	Control <b>F</b>	Register 2					H'FF8 H'FFA H'FFI	12			SCI1 SCI2 SCI0
Bit	7	6	5	4			3	2	1	0	
	TIE	RIE	TE	RE		١	1PIE	TEIE	CKE1	CKE0	
Initial value	0	0	0	0		ı	0	0	0	0	_
Read/Write	R/W	R/W	R/W	R/W	/	I	R/W	R/W	R/W	R/W	
					Clo	ck e	nable 1 a	and 0 —			
					0	0	Asynch mode	ironous	Internal clock/S		
							Synchr	onous	functions as I/C Internal clock/S functions as se	SCK pin	ıtput
						1	Asynch mode	ironous	Internal clock/s functions as clo		
							Synchr mode	onous	Internal clock/S functions as se		ıtput
					1	0	Asynch mode	ronous	External clock/s functions as clo	•	
							Synchr mode	onous	External clock/s functions as se		out
						1	Asynch mode	ironous	External clock/s functions as clo		
							Synchr	onous	External clock/s functions as se		out
				Trar	smi	t end	l interrup	t enable			
				0					EI) request disab	oled	
				1	Tra	ansm	it-end int	terrupt (TE	EI) request enab	led	
			[	Multiproce	sso	r inte	rrupt ena	able			
					•		or interru <sub>l</sub> ditions]	pts disable	ed (normal recep	otion mode)	
Transmit interrup	t enable			• WI	nen	the N	/IPIE bit i	s cleared B = 1 is re			
	ta-empty inte	rrupt			_	-		pts enable			
(TXI) reque				Rece	eive	inter	rupt (RXİ	I) requests	s, receive-error i		' I
1 Transmit-da (TXI) reque	ita-empty inte st enabled	rrupt			are	disa			RF, FER, and Ol		
			Rec	eive enat	ole						
Receive interrupt  0 Receive-date	enable —— ta-full interrup	t (PYI)	0	Recepti		isab	ed				
	receive-erro	` '	1	Recepti	on e	nabl	ed				
1 Receive-da	ta-full interrup I receive-erro	` '	0 Tr	it enable ansmission ansmission			_				

RDR1—Receiv RDR2—Receiv RDR0—Receiv	e Data R	egister 2			H'FF8I H'FFA! H'FFD	5		SCI1 SCI2 SCI0
Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
TDR1—Trans	mit Data	Register 1		ores seria	l receive d			SCI1
TDR2—Trans		_			H'FFA	3		SCI2
TDR0—Trans	mit Data	Register 0	)		H'FFD	В		SCI0
Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Stores serial transmit data

SR1—Serial S SR2—Serial S SR0—Serial S	tatus Reg	gister 2			H'FF8 H'FFA H'FFI	4			SCI1 SCI2 SCI0
Bit	7	6	5	4	3	2	1	0	_
	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	
Initial value	1	0	0	0	0	1	0	0	_
Read/Write	R/(W)*	R/(W)*	R/(W)*	<u>R/(W)*</u>	R/(W)*	R	R	R/W	
		0 [Cle • W • W 1 [Set Whe	Overrun e  O [Clea Whe  I [Setti Whei  data register fur earing condition then 0 is writter then the DTC is titting condition en serial recept	ming error [Clearing cond When 0 is writ [Setting condi When the SCI when receptio error aring condition] in 0 is written ir ing condition] in the next seria	When with with which will be with with with with with with with with	Multiproc  O [Cle Whe bit is  1 [Set Whe bit is  1 [Set Whe bit is  1 [Set Whe bit is  1 [Set Whe bit is  1 [Set Whe bit is  2 [Set Whe bit is  3 [Set Whe bit is  4 [Set Whe bit is  6 [Set Whe bit is  6 [Set Whe bit is  6 [Set Whe bit is  7 [Set Whe bit is  8 [Set Whe bit is  9 [Set Whe bit is  1 [Set Whe bit is  1 [Set Whe bit is  6	bit is transm Data with a bit is transm Data with a bit is transm Data with a bit is transm Data with a discondition of the condition of the c	0 multi-process itted 1 multi-process itted 1 multi-process 1 multiprocess 2 multiprocess 2 multiprocess 2 multiprocess 2 multiprocess 3 multiprocess 2 multiprocess 3 multiprocess 4 multiprocess 5 multiprocess 6 mult	or or 1
	ions] E bit in SCR is 0 s transferred fro		and data can b	oe written in TD	R	Note: * Only	0 can be writte	en, to clear the	flag.

SCMR1—Ser SCMR2—Ser SCMR0—Ser	rial Interfa	ace Mod	e Register	2	H'FF8 H'FFA H'FFD	6		S	SCI1 SCI2 SCI0
Bit	7	6	5	4	3	2	1	0	1
	_	_	_	_	SDIR	SINV	_	SMIF	
Initial value	1	1	1	1	0	0	1	0	
Read/Write	_	_	_	_	R/W	R/W	_	R/W	
							Serial com		-
							interface m	al SCI mod	_
								ved mode	
							i Resei	vea mode	
			Data	invert —					
							d without m R without n		
							efore being R in inverte		:d
		Data	transfer dire	ection					
		-	TDR conter Receive dat						
		1 - 1	TDR conter Receive dat						

CDR1—I <sup>2</sup> C B CDR0—I <sup>2</sup> C B		_			H'FF8E H'FFDI			II II
Bit	7	6	5	4	3	2	1	0
	ICDR7	ICDR6	ICDR5	ICDR4	ICDR3	ICDR2	ICDR1	ICDR0
Initial value		_	_	_	_	_	_	_
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ICDRR								
Bit	7	6	5	4	3	2	1	0
	ICDRR7	ICDRR6	ICDRR5	ICDRR4	ICDRR3	ICDRR2	ICDRR1	ICDRR0
Initial value		_	_	_	_	_	_	_
Read/Write	R	R	R	R	R	R	R	R
ICDRS								
Bit	7	6	5	4	3	2	1	0
	ICDRS7	ICDRS6	ICDRS5	ICDRS4	ICDRS3	ICDRS2	ICDRS1	ICDRS0
Initial value		_	_	_	_	_	_	_
Read/Write	_	_	_	_	_	_	_	_
ICDRT								
Bit	7	6	5	4	3	2	1	0
	ICDRT7	ICDRT6	ICDRT5	ICDRT4	ICDRT3	ICDRT2	ICDRT1	ICDRT0
Initial value		_	_	_		_	_	_
Read/Write	W	W	W	W	W	W	W	W
TDRE, RDRI	= (internal t	flags)						
Bit							_	_
							TDRE	RDRF
Initial value							0	0
Read/Write							_	_

Note: For details, see section 16.2.1, I<sup>2</sup>C Bus Data Register (ICDR).

Rev. 3.00 Jan 18, 2006 page 940 of 1044 REJ09B0280-0300



						Appendix	B Intern	al I/O Re	egisters
SARX1—Secon SAR1—Slave A SARX0—Secon SAR0—Slave A	ddress R d Slave	legister 1 Address R			H'FF8 H'FF8 H'FFD H'FFD	F E			IIC1 IIC1 IIC0 IIC0
SAR									
Bit	7	6	5	4	3	2	1	0	
	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS	
Initial value	0	0	0	0	0	0	0	0	_
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
			S	lave addre	ess		For	rmat sele	ect
SARX									
Bit	7	6	5	4	3	2	1	0	
	SVAX6	SVAX5	SVAX4	SVAX3	SVAX2	SVAX1	SVAX0	FSX	
Initial value	0	0	0	0	0	0	0	1	_
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Fc	ormat sele	ct —	Seco	nd slave a	ddress				
С	DCSWR	SAR	SARX						
_	Bit 6	Bit 0	Bit 0	_	Opera	ting Mode			
_	SW 0	FS 0	FSX 0	I <sup>2</sup> C bus fo	rmat				
	0	0	U	1		ve address	es recogniz	ed	
			1		rmat ave address slave addres		d		
		1	0		rmat ave address slave addres		ed		
			1		ous serial fo d SARX sla		es ignored		

Note: \* Do not set this mode when automatic switching to the I<sup>2</sup>C bus format is performed by means of the DDCSWR setting.

detected)

· Acknowledge bit used

Formatless mode\*

No acknowledge bit

0

1

0

1

Formatless mode (start/stop conditions not

(start/stop conditions not detected)

# ICMR1—I<sup>2</sup>C Bus Mode Register 1 ICMR0—I<sup>2</sup>C Bus Mode Register 0

# H'FF8F H'FFDF

IIC1 IIC0

Bit	7	6	5	4	3	2	1	0
	MLS	WAIT	CKS2	CKS1	CKS0	BC2	BC1	BC0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit count	er			
BC2	BC1	BC0	Synchronous serial format	I <sup>2</sup> C bus format
0	0	0	8	9
		1	1	2
	1	0	2	3
		1	3	4
1	0	0	4	5
		1	5	6
	1	0	6	7
		1	7	8

#### Serial clock select

HOY	01/00	01/04	01/00	OlI-	Transfer Rate				
IICX	CKS2	CKS1	CKS0	Clock	φ = 5 MHz	φ = 8 MHz	φ = 10 MHz		
0	0	0	0	φ/28	179 kHz	286 kHz	357 kHz		
			1	φ/40	125 kHz	200 kHz	250 kHz		
		1	0	φ/48	104 kHz	167 kHz	208 kHz		
			1	φ/64	78.1 kHz	125 kHz	156 kHz		
	1	0	0	φ/80	62.5 kHz	100 kHz	125 kHz		
			1	φ/100	50.0 kHz	80.0 kHz	100 kHz		
		1	0	φ/112	44.6 kHz	71.4 kHz	89.3 kHz		
			1	φ/128	39.1 kHz	62.5 kHz	78.1 kHz		
1	0	0	0	φ/56	89.3 kHz	143 kHz	179 kHz		
			1	φ/80	62.5 kHz	100 kHz	125 kHz		
		1	0	φ/96	52.1 kHz	83.3 kHz	104 kHz		
			1	φ/128	39.1 kHz	62.5 kHz	78.1 kHz		
	1	0	0	φ/160	31.3 kHz	50.0 kHz	62.5 kHz		
			1	φ/200	25.0 kHz	40.0 kHz	50.0 kHz		
		1	0	φ/224	22.3 kHz	35.7 kHz	44.6 kHz		
			1	φ/256	19.5 kHz	31.3 kHz	39.1 kHz		

Note: Maximum operating frequency of H8S/2169 and H8S/2149 is 10 MHz.

#### Wait insertion bit


0	Data and acknowledge bits transferred consecutively
1	Wait inserted between data and acknowledge bits

#### MSB-first/LSB-first select\*

0	MSB-first
1	LSB-first

Note:  $\ast$  Do not set this bit to 1 when the  $I^2C$  bus format is used.

TIER—Time	r Inter	Interrupt Enable Register				H'FF90					RT	
Bit	7	(	6	5	4	3		2	1	0		
	ICIA	E IC	IBE	ICICE	ICIDE	OCIA	٩E	OCIBE	OVIE	_		
Initial value	0	0		0	0	0		0	0	1		
Read/Write	R/W	R/W		R/W	R/W	R/W		R/W	R/W	_		
								 Timer ov	erflow inte	rrupt enab	ıle	
							v interrupt I) is disable					
								1 Tim	er overflov	v interrupt l) is enable		
							Out	utput compare interrupt B enable				
							0	Output compare interrupt request B (OCIB) is disabled				
							1		compare in	terrupt s enabled		
						)utnut (	com					
					Output compare interrupt A enable  O Output compare interrupt requ  (OCIA) is disabled							
						1 Ou	ıtput	,	interrupt r	equest A		
	Input capture interrupt D enable									J		
	0 Input capture interrupt D enable									) is disable	ed	
	1 Input capture interrupt request D (ICID)									,		
	Input capture interrupt C enable  O Input capture interrupt request C (ICIC) is displayed by the company of the									disabled		
1 Input capture interrupt request C (ICIC) is enable												
	Input capture interrupt B enable											
	Input capture interrupt B enable     Input capture interrupt request B (ICIB) is disabled											
		Input capture interrupt request B (ICIB) is enabled										
Input capture interrupt A enable												
	0	0 Input capture interrupt request A (ICIA) is disabled										
	1	Input capture interrupt request A (ICIA) is enabled										



Note: \* Only 0 can be written in bits 7 to 1, to clear the flags.

Rev. 3.00 Jan 18, 2006 page 944 of 1044

FRC—Free-R	unnir	ng Co	ounte	er					<b>H'</b> ]	FF92						Fl	RT
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	i
Initial value	0 0 0 0 0 0 0 0 0 0 0 0 0 0															0	
Read/Write	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W															R/W	
																	•
	Count value																

OCRA/OCRB	—Ou	tput	Com	pare	Reg	ister	A/B		<b>H'</b> ]	FF94						FI	RT
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Constantly compared with FRC value; OCF is set when OCR = FRC

Control F	Register			H'FF	96			FRT
7	6	5	4	3	2	1	0	
IEDGA	IEDGB	IEDGC	IEDGD	BUFEA	BUFEB	CKS1	CKS0	
0	0	0	0	0	0	0	0	ı
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	0 C 1 C	Input edg  O Cap  1 Cap  edge select capture on capture on	o localization of the rising	Buffer of O IC re enable A CRC is not apture A select D re on the fare on the fare on the rising ed edge of F edge of F	0 0 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	internal cl internal cl 2 internal ernal cloc ing edge) used as a input captu d as a buf input captu d buffer req ifer register	clock source k source buffer ire B fer ire B	ece
0 Ca	apture on t	the falling	edge of F	TIA				
	7 IEDGA 0 R/W	IEDGA IEDGB  0 0 R/W R/W  Input et  0 0 1 C Input edge select	7 6 5  IEDGA IEDGB IEDGC  0 0 0  R/W R/W R/W  Input edge  0 Capture on  1 Capture on  Input edge select A	TO 6 5 4  IEDGA IEDGB IEDGC IEDGD  O 0 0 0  R/W R/W R/W R/W  Buffer  O 10  ir  1 10  c  Input edge select C  O Capture on the falling  1 Capture on the rising  Input edge select B  O Capture on the rising	TO 6 5 4 3  IEDGA IEDGB IEDGC IEDGD BUFEA  O 0 0 0 0 0 0  R/W R/W R/W R/W R/W  Buffer enable A  O ICRC is not input captur  1 ICRC is use capture A  Input edge select D  O Capture on the falling edge of Fill Capture on the falling edge of Fill Capture on the rising edge of Fill Capture on the ri	Ted   Figure   Figu	TO 6 5 4 3 2 1  IEDGA IEDGB IEDGC IEDGD BUFEA BUFEB CKS1  O O O O O O O O O O O O O O O O O O O	Total Content of the content of th

0	Capture on the falling edge of FTIA
1	Capture on the rising edge of FTIA

Rev. 3.00 Jan 18, 2006 page 946 of 1044 REJ09B0280-0300



#### TOCR—Timer Output Compare Control Register H'FF97 FRT Bit 7 6 5 4 3 2 1 0 ICRDMS OCRAMS **ICRS** OCRS OLVLA OEA OEB **OLVLB** 0 0 0 0 0 0 0 0 Initial value R/W R/W R/W R/W Read/Write R/W R/W R/W R/W Output level B 0 output at comparematch B 1 1 output at comparematch B Output level A 0 output at comparematch A 1 1 output at comparematch A Output enable B Output compare B output disabled Output compare B output enabled Output enable A Output compare A output disabled Output compare A output enabled Output compare register select OCRA register selected 1 OCRB register selected Input capture register select ICRA, ICRB, and ICRC registers selected 1 OCRAR, OCRAF, and OCRDM registers selected Output compare A mode select

### Input capture D mode select

0

0	ICRD set to normal operating mode
1	ICRD set to operating mode using OCRDM

OCRA set to normal operating mode

OCRA set to operating mode using OCRAR and OCRAF

OCRAR—Out	-	_			FF98 FF9A	L					FR'	_					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Used for OCRA operation when OCRAMS = 1 in TOCR (For details, see section 11.2.4, Output Compare Registers AR and AF (OCRAR, OCRAF).)

OCRDM—Ou		<b>H</b> ']	FF9C	7					FR							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Used for ICRD operation when ICRDMS = 1 in TOCR (For details, see section 11.2.5, Output Compare Register DM (OCRDM).)

ICRA—Input	Capt	ure l	Regis	ter A	<b>L</b>				<b>H'</b> ]	FF98						$\mathbf{F}$	RT
ICRB—Input	Capt	ure I	Regis	ter B	3				<b>H'</b> ]	FF9A						$\mathbf{F}$	RT
ICRC—Input	Capt	ure l	Regis	ter (					<b>H'</b> ]	FF9C	7					$\mathbf{F}$	RT
ICRD—Input	<b>H'</b> ]	FF9E	2					F	RT								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	]
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	
																	-

Stores FRC value when input capture signal is input (ICRC and ICRD can be used for buffer operation. For details, see section 11.2.3, Input Capture Registers A to D (ICRA to ICRD).)



DADRAH—I DADRAL—I DADRBH—I DADRBL—I	PWM	( <b>D</b> /A	A) Da A) Da	ita R ita R	egist egist		H	I'FFA I'FFA I'FFA	\1 \6					PW PW PW	MX MX		
	_			DAI	DRH				_			DAE	DRL				
Bit (CPU)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Bit (data)	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_		
DADRA	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	CFS		
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_	
DADRB	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	CFS	REGS	
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
							0	er fre Base DAD	0 D quen cycle R ran cycle		A and and lect solut H'04	DAC DAC ion (7 01 to	DRB NT ca Γ) × 6 H'FF Γ) × 2	can be		cesse	_
					D/	A co	nvers	ion d	ata								

Bit 7 6 5 4 3 2 1 0    TEST   PWME   —   —   OEB   OEA   OS   CKS     Initial value 0 0 1 1 0 0 0 0 0   Read/Write   R/W   R/W   M/W   R/W   R/W   R/W     Clock select   0   Operates at resolution (T) = system clock cycle time (t <sub>cyc</sub> ) × Output select   0   Direct PWM output     1   Inverted PWM output     1   Inverted PWM output     1   Inverted PWM output     1   PWM (D/A) channel A output (PWX0 output pin) disabled     1   PWM (D/A) channel B output (PWX1 output pin) disabled     1   PWM (D/A) channel B output (PWX1 output pin) disabled     1   PWM (D/A) channel B output (PWX1 output pin) disabled     1   PWM (D/A) channel B output (PWX1 output pin) disabled     1   PWM (D/A) channel B output (PWX1 output pin) enabled     PWM enable   O DACNT operates as a 14-bit up-counter	DACR—PWI	M (D/A) (	Control R	egister			H'FI	FA0		PWM
Initial value 0 0 1 1 1 0 0 0 0 0  Read/Write R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	Bit	7	6	5		4	3	2	1	0
Read/Write R/W R/W R/W R/W R/W R/W R/W Clock select    O   Operates at resolution (T) =   system clock cycle time (t <sub>cyc</sub> )     1   Operates at resolution (T) =   system clock cycle time (t <sub>cyc</sub> )     Output select   O   Direct PWM output     1   Inverted PWM output     1   Inverted PWM output     1   PWM (D/A) channel A output (PWX0 output pin) disabled     1   PWM (D/A) channel A output (PWX0 output pin) enabled     Output enable B   O   PWM (D/A) channel B output (PWX1 output pin) disabled     1   PWM (D/A) channel B output (PWX1 output pin) enabled     PWM enable   PWM		TEST	PWME	_		_	OEB	OEA	os	CKS
Clock select  O Operates at resolution (T) = system clock cycle time (t <sub>cyc</sub> )  1 Operates at resolution (T) = system clock cycle time (t <sub>cyc</sub> ) ×  Output select  O Direct PWM output  1 Inverted PWM output  Output enable A  O PWM (D/A) channel A output (PWX0 output pin) disabled  1 PWM (D/A) channel A output (PWX0 output pin) enabled  Output enable B  O PWM (D/A) channel B output (PWX1 output pin) disabled  1 PWM (D/A) channel B output (PWX1 output pin) disabled  1 PWM (D/A) channel B output (PWX1 output pin) enabled	Initial value	0	0	1		1	0	0	0	0
O Operates at resolution (T) = system clock cycle time (t <sub>cyc</sub> )  1 Operates at resolution (T) = system clock cycle time (t <sub>cyc</sub> ) ×  Output select  O Direct PWM output  1 Inverted PWM output  Output enable A  O PWM (D/A) channel A output (PWX0 output pin) disabled  1 PWM (D/A) channel A output (PWX0 output pin) enabled  Output enable B  O PWM (D/A) channel B output (PWX1 output pin) disabled  1 PWM (D/A) channel B output (PWX1 output pin) disabled  1 PWM (D/A) channel B output (PWX1 output pin) enabled	Read/Write	R/W	R/W	_		_	R/W	R/W	R/W	R/W
1 DACNT halts at H'0003			0 D	enable ACNT ope	0 1 erate	PWM (PWX PWM)	Output er O PWI (PW Ible B (D/A) cl 1 outpur (D/A) cl 1 outpur 14-bit u	Operates system cloud of the control	output Ou	time $(t_{cyc})$ ion $(T) =$ time $(t_{cyc}) \times 2$ iput ed
Test mode		Test m	ode							

0	PWM (D/A) in user state: normal operation
1	PWM (D/A) in test state: correct conversion results unobtainable

DACNTH—P'										FFA	-					PWMX PWMX
	<b>_</b>			DAC	NTH				<b>—</b>			DAC	NTL			
Bit (CPU)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit (counter)	7	6	5	4	3	2	1	0	8	9	10	11	12	13	_	_
															_	REGS
Initial value	0															1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_	R/W
	Register select															
								0	DA	DRA	and	DAD	RB c	an be	acc	essed
								1	DA	CR a	nd D	ACN	T car	n be a	cces	ssed
					l	 Jp-co	ounte	r								

TCSR0—Time	CSR0—Timer Control/Status Register (						0 H'FFA8						WDT0
TCSR0													
Bit	7	6		5		4	3	;		2	1	0	
	OVF	WT		TME	E   F	RSTS	RST/			(S2	CKS1	CKS0	7
Initial value	0	0		0		0	0			0	0	0	_
Read/Write	R/(W)*	R/		R/W	1	R/W	R/		R	/W	R/W	R/W	
			_						_	-			
								Clo	ck s	elect 2	to 0		
								Ck	(S2	CKS1	CKS0	Clock	
								(	0	0	0	φ/2	
											1	φ/64	
										1	0	ф/128	
											1	φ/512	
									1	0	0	ф/2048	
											1	ф/8192	
										1	0	ф/32768	
											1	ф/131072	
							Rese	et or N	IMI				
										rrunt re	quested		
							-					_	
							ı	men	iai i	eserre	equested		
					R	eserve	ed bit						
				Timer	enabl	е						-	
				0 7	CNT	is initia	alized t	o H'0	0 ar	nd halte	ed		
				1 7	CNT	counts	3						
		Time	er mo	ode se	lect							_	
		0				ode: Se	ends th	ne CF	PU a	n inter	val timer	interrupt	
				uest (V									
		1					Gene	rates	a re	eset or	NMI inte	rrupt whe	n
				VT ove									
						t goes	low si	multa	ineo	usly (w	vhen inte	rnal reset	
			IS SE	elected	1)								
(	Overflow fla											7	
	0 [Clear												
				TME b		l +b	:4~ ·	0 in 0	\\/-				
				hen O	VF = 1	ı, tnen	write	u in C	٦٧٢			-	
	1 [Settin				(ab a :-	anc t-	om I I'r		LIO	٥١			
				erflows	•	-				•	tchdog		
										iternal			
L								,				_	

Note: \* Only 0 can be written, to clear the flag.

TCNT0—Time		H'FFA8 (W), H'FFA9 (R) H'FFEA (W), H'FFEB (R)							
Bit	7	6	5	4	3	2	1	0	_
Initial value	0	0	0	0	0	0	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
-									-
				Up-co	ounter				

PAODR—Port A Output Data Register **H'FFAA** Port A Bit 3 2 0 6 5 1 PA7ODR PA6ODR PA5ODR PA4ODR PA3ODR PA2ODR PA1ODR PA0ODR Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W

Output data for port A pins

PAPIN—Port A Input Data Register					Port A				
Bit	7	6	5	4	3	2	1	0	
	PA7PIN	PA6PIN	PA5PIN	PA4PIN	PA3PIN	PA2PIN	PA1PIN	PA0PIN	
Initial value	*	*	*	*	*	*	*	*	
Read/Write	R	R	R	R	R	R	R	R	
				Port A p	in states				

Note: \* Determined by state of pins PA7 to PA0.

PADDR—Port A Data Direction Register					Port A				
Bit	7	6	5	4	3	2	1	0	
	PA7DDR	PA6DDR	PA5DDR	PA4DDR	PA3DDR	PA2DDR	PA1DDR	PA0DDR	
Initial value	0	0	0	0	0	0	0	0	,
Read/Write	W	W	W	W	W	W	W	W	

Specification of input or output for port A pins

Appendix B In	ternal I/O F	Registers							
P1PCR—Port	1 MOS P	ull-Up Co	ntrol Reg	gister	H'FFA	C		Por	t 1
Bit	7	6	5	4	3	2	1	0	
	P17PCR	P16PCR	P15PCR	P14PCR	P13PCR	P12PCR	P11PCR	P10PCR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
		С	ontrol of p	ort 1 built-	in MOS in	put pull-up	os		
P2PCR—Port	2 MOS P	ull-Up Co	ntrol Reg	gister	H'FFAI	)		Por	rt 2
Bit	7	6	5	4	3	2	1	0	
	P27PCR	P26PCR	P25PCR	P24PCR	P23PCR	P22PCR	P21PCR	P20PCR	
Initial value	0	0	0	0	0	0	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
P3PCR—Port	3 MOS P				in MOS in		os	Por	<u></u>
		_							
Bit	7	6	5	4	3	2	1	0	1
Initial value	0	P36PCR 0	0	0 0	P33PCR 0	0 0	0 0	0 0	]
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
rtead, write		17,77	17,44	17,44	17,77	17/ / /	17,44	17,44	-
		С	ontrol of p	ort 3 built-	in MOS in	put pull-up	os		
P1DDR—Port	1 Data D	irection R	egister		H'FFB0	)		Por	t 1
Bit	7	6	5	4	3	2	1	0	_
	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR	
		•	•					•	-

Specification of input or output for port 1 pins

W

W

0

W

0

W

0

W

W

0

W

0

W

Initial value

Read/Write



2

P2DDR—Port	P2DDR—Port 2 Data Direction Register					H'FFB1				
Bit	7	6	5	4	3	2	1	0		
	P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR		
Initial value	0	0	0	0	0	0	0	0		
Read/Write	W	W	W	W	W	W	W	W		

Specification of input or output for port 2 pins

P1DR—Port 1	Data Reg	ister			Port				
Bit	7	6	5	4	3	2	1	0	
	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR	
Initial value	0	0	0	0	0	0	0	0	,
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_

Output data for port 1 pins

P2DR—Port 2	Data Reg	ister			Port 2				
Bit	7	6	5	4	3	2	1	0	_
	P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR	P20DR	
Initial value	0	0	0	0	0	0	0	0	-
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_

Output data for port 2 pins

P3DDR—Port			Port 3					
Bit	7	6	5	4	3	2	1	0
	P37DDR	P36DDR	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	

Specification of input or output for port 3 pins

P4DDR—Port	egister		H'FFB5		Port 4				
Bit	7	6	5	4	3	2	1	0	
	P47DDR	P46DDR	P45DDR	P44DDR	P43DDR	P42DDR	P41DDR	P40DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	

Specification of input or output for port 4 pins

P3DR—Port 3			Port 3					
Bit	7	6	5	4	3	2	1	0
	P37DR	P36DR	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Output data for port 3 pins

P4DR—Port 4	H'FFB7	Port 4							
Bit	7	6	5	4	3	2	1	0	_
	P47DR	P46DR	P45DR	P44DR	P43DR	P42DR	P41DR	P40DR	
Initial value	0	0	0	0	0	0	0	0	,
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-

Output data for port 4 pins

P5DDR—Port 5 Data Direction Register					Port 5				
Bit	7	6	5	4	3	2	1	0	
		_	_	_	-	P52DDR	P51DDR	P50DDR	
Initial value	1	1	1	1	1	0	0	0	
Read/Write	_	_	_	_	_	W	W	W	
						Spe	cification o	of input or	

Specification of input o output for port 5 pins

P6DDR—Port		H'FFB9	Port 6						
Bit	7	6	5	4	3	2	1	0	
	P67DDR	P66DDR	P65DDR	P64DDR	P63DDR	P62DDR	P61DDR	P60DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	
		Sp	ecification	n of input o	or output fo	or port 6 pi	ns		

P5DR—Port 5			Port 5						
Bit	7	6	5	4	3	2	1	0	
	_	_	_	_	_	P52DR	P51DR	P50DR	
Initial value	1	1	1	1	1	0	0	0	,
Read/Write	_	_	_	_	_	R/W	R/W	R/W	
						Output	 data for po	ort 5 pins	

P6DR—Port 6 Data Register Port 6 **H'FFBB** 6 5 3 2 0 Bit 7 4 P65DR P62DR P67DR P66DR P64DR P63DR P61DR P60DR Initial value 0 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W Read/Write R/W

Output data for port 6 pins

PBODR—Port B Output Data Register				H'FFBC				Port B	
Bit	7	6	5	4	3	2	1	0	
	PB7ODR	PB6ODR	PB5ODR	PB4ODR	PB3ODR	PB2ODR	PB1ODR	PB0ODR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W								

Output data for port B pins

P8DDR—Port 8 Data Direction Register					Port 8				
Bit	7	6	5	4	3	2	1	0	
	_	P86DDR	P85DDR	P84DDR	P83DDR	P82DDR	P81DDR	P80DDR	
Initial value	1	0	0	0	0	0	0	0	
Read/Write	_	W	W	W	W	W	W	W	

Specification of input or output for port 8 pins

PBPIN—Port B Input Data Register				H'FFBD (R)				Port B	
Bit	7	6	5	4	3	2	1	0	
	PB7PIN	PB6PIN	PB5PIN	PB4PIN	PB3PIN	PB2PIN	PB1PIN	PB0PIN	
Initial value	*	*	*	*	*	*	*	*	
Read/Write	R	R	R	R	R	R	R	R	
				Port B p	in states				

Note: \* Determined by state of pins PB7 to PB0.

PBDDR—Port B Data Direction Register				H'FFBE (W)				Port B	
Bit	7	6	5	4	3	2	1	0	
	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	

Specification of input or output for port B pins

P7PIN—Port	H'FFBE (R)				Port 7				
Bit	7	6	5	4	3	2	1	0	
	P77PIN	P76PIN	P75PIN	P74PIN	P73PIN	P72PIN	P71PIN	P70PIN	
Initial value	*	*	*	*	*	*	*	*	
Read/Write	R	R	R	R	R	R	R	R	
				Port 7 p	in states				

Note: \* Determined by state of pins P77 to P70.

Rev. 3.00 Jan 18, 2006 page 958 of 1044 REJ09B0280-0300



P8DR—Port 8		H'FFBF							
Bit	7	6	5	4	3	2	1	0	_
	_	P86DR	P85DR	P84DR	P83DR	P82DR	P81DR	P80DR	
Initial value	1	0	0	0	0	0	0	0	•
Read/Write	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Output data for port 8 pins								

P9DDR—Port 9 Data Direction Register Port 9 H'FFC0 0 Bit 7 6 5 3 2 4 1 P97DDR P96DDR P95DDR P94DDR P93DDR P92DDR P91DDR P90DDR Mode 1 Initial value 0 1 0 0 0 0 0 0 Read/Write W W W W W W W W Modes 2 and 3 Initial value 0 0 0 0 0 0 0 0 Read/Write W W W W W W W W

Specification of input or output for port 9 pins

0	
P90DR	
0	
R/W	
- -	0


Output data for port 9 pins

Note: \* Determined by state of pin P96.

IER—IRQ En	IER—IRQ Enable Register					2	Interrupt Controller		
Bit	7	6	5	4	3	2	1	0	
	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
			IRC	7 to IRQ0	enable				
	0 IRQn interrupt disabled								
		1 IRQn interrupt enabled							
	(n = 7  to  0)								

STCR—Seria	ıl Timer (	Control R	egister		H'FFC3					
Bit	7	6	5	4	3	2	1	0		
	IICS	IICX1	IICX0	IICE	FLSHE	_	ICKS1	ICKS0		
Initial value	0	0	0	0	0	0	0	0	ı	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
				0	n memory o Flash men Flash men	Reserved	Select*1 bit sister enabol register	not selecte		
			I <sup>2</sup> C m	naster ena	ble				7	
				CPU acce registers i	ss to SCI0 s enabled	, SCI1, an	id SCI2 co	ntrol		
			CPU access to I <sup>2</sup> C bus interface data, PWMX and control registers is enabled							
	I <sup>2</sup> C transfer select 1 and 0* <sup>2</sup>									
		ra buffer s				1				
		A7 to PA4								
	1 PA7 to PA4 are I/O pins with bus driving capability									

- Notes: 1. Used for 8-bit timer input clock selection. For details, see section 12.2.4, Timer Control Register (TCR).
  - 2. Used for I<sup>2</sup>C bus interface transfer clock selection. For details, see section 16.2.4, I<sup>2</sup>C Bus Mode Register (ICMR).




SYSCR	HICR	
Bit 7	Bit 0	Description
CS2E	FGA20E	1.0
0	0	CS2 pin function halted
	1	(CS2 fixed high internally)
1	0	CS2 pin function selected for P81/CS2 pin
	1	CS2 pin function selected for P90/ECS2 pin

Rev. 3.00 Jan 18, 2006 page 962 of 1044

MDCR—Mode	Control	Register			H'FFC5	;		System
Bit	7	6	5	4	3	2	1	0
	EXPE	_	_	_	_	_	MDS1	MDS0
Initial value	*	0	0	0	0	0	*	*
Read/Write	R/W*	_	_	_	_	_	R	R
	0 Si	ded mode ngle-chip i kpanded m	mode sele				Mode	pin state

Note: \* Determined by the MD1 and MD0 pins.



	value 0 0								Αþ	penui	K D IIII.	ai i/O Neg	JISIEIS
WSCR—Wa	nit State C	ontrol Re	gister				<b>H</b> '.	FF	C <b>7</b>		1	Bus Conti	oller
Bit	7	6	5		4		3			2	1	0	
	RAMS	RAM0	ABV	/	AST	W	/MS	31	W	/MS0	WC1	WC0	
Initial value	0	0	1		1	-	0			0	1	1	J
Read/Write	R/W	R/W	R/W	1	R/W	ı	R/W	1	R/W		R/W	R/W	
				_		_		Wa	ait c	ount 1	and 0		
								(	)	0			
										1			
						H'FFC7  4 3 2  ST WMS1 WMS0 N  1 0 0  Wait count 1 and 0 0 No sta 1 1 1 pi is i me acc 1 0 2 pi are me acc 1 3 pr are me acc 1 3 pr are me acc 1 3 pr are me acc 1 1 3 pr are me acc 1 3 pr are me acc 1 3 pr are me acc 1 3 pr are me acc 1 3 pr are me acc 1 3 pr are me acc 1 3 pr are me acc 1 3 pr are me acc 1 3 pr are me acc 1 1 3 pr are me acc 1 1 3 pr are me acc 1 1 3 pr are me acc 1 1 3 pr are me acc 1 1 3 pr are me acc 1 1 3 pr are me acc 1 1 3 pr are me acc 1 1 3 pr are me acc 1 1 3 pr are me acc 1 1 3 pr are me acc 1 1 3 pr are me acc 1 1 3 pr are me acc 1 1 3 pr are me acc 1 1 3 pr are me acc 1 1 3 pr are me acc 1 1 3 pr are me acc 1 1 3 pr are me acc acc acc 1 1 3 pr are me acc acc acc acc acc acc acc acc acc ac	memory	space	ıaı				
									1	0	are insert	ted in exte space	
	Reserv	ved bits								1	are insert	ted in exte space	
						Wait	mo	de :	sele	ect 1 a	nd 0		
						0		0	Р	rogran	n wait mod	le	
			### H*FFC7    6	sabled mod	de								
						1		0	Р	in wait	Bus Con  1 0  WC1 WC0  1 1  R/W R/W  1 1 and 0  No program wait states are inserted 1 program wait states is inserted in externemory space accesses 2 program wait state are inserted in externemory space accesses 3 program wait state are inserted in externemory space accesses 3 program wait state are inserted in externemory space accesses and 0  am wait mode disabled mode ait mode uto-wait mode  state designated as 2-state ernal memory space state designated as 3-state accesses  state of the control of the contr		
					AST WMS1 WMS0 WC1 WC1  1 0 0 1 1  R/W R/W R/W R/W R/W R/W  Wait count 1 and 0  0 0 No program wait states are inserted in exmemory space accesses  1 0 2 program wait is are inserted in exmemory space accesses  1 3 program wait are inserted in exmemory space accesses  1 3 program wait are inserted in exmemory space accesses  Wait mode select 1 and 0  0 Program wait mode  1 Wait disabled mode  1 Pin auto-wait mode  1 Pin auto-wait mode  External memory space is designated as 2-saccess space  Wait state insertion in external memory space access space  Wait state insertion in external memory space access space  Wait state insertion in external memory space  External memory space is designated as 3-saccess space  Wait state insertion in external memory space	е							
		7         6         5         4           RAMS         RAMO         ABW         AST           0         0         1         1           R/W         R/W         R/W           Reserved bits         W           Access state         0         Externa access Wait sta accessed           1         Externa access Wait sta access Wait sta access Wait sta           1         Externa access Wait sta	ate co	ntro	ol								
				0	acces Wait	ss spa state	ace inse	ertic	n ir		· ·		е
				1	acces Wait	ss spa state	ace inse	ertic	n ir		· ·		е

# Bus width control

External memory space designated as 16-bit access space
 External memory space designated as 8-bit access space

TCR0—Timer Control Register 0

TCR1—Time TCRX—Time TCRY—Time	er C	ont	rol Register	X			Н	'FFC 'FFF 'FFF	07		TMR1 TMRX TMRY	
Bit		7	6	5	4	ļ	3	3	2	1	0	
	CN	ИΕ	B CMIEA	OVIE	CCI	_R1	CCI	LR0	CKS2	CKS1	CKS0	
Initial value		0	0	0	(	)	(	)	0	0	0	
Read/Write	F	R/W	R/W	R/W	R/	W	R/	W	R/W	R/W	R/W	
	_				Clock se	elect 2 t	o 0 —	Bit 0				
					Channel	-	CKS1	_		Descrip	tion	
	Cou	unter	clear 1 and 0 ——		0	0	0	0	Clock input dis	sabled		
	0	0	Clear is disabled					1*1	Internal clock:	counting at fal	ling edge of φ/8	
		1	Cleared on compar	е					Internal clock:	counting at fal	ling edge of \$\phi/2	
	_		match A				1	0*1	Internal clock:	counting at fal	ling edge of φ/64	
	1	0	Cleared on compar match B	е					Internal clock:	counting at fal	ling edge of φ/32	
		1	Cleared on rising e	dae				1*1	l		ling edge of \$\phi/1024	
			of external reset in	-							ling edge of \$\phi/256	
						1	0	0		CNT1 overflow	signal*2	
Time			ataumunt anahla		1	0	0	0	Clock input dis		line and an and 1 / O	
			nterrupt enable  pt request (OVI) is	disabled				1*1			ling edge of \$\phi/8	
			pt request (OVI) is				1	0*1			ling edge of \$\phi/64	
	O VI II	iterra	prirequest (OVI) is	criabica			'	0.,			ling edge of \$\phi/64	
								1*1	Internal clock: counting at falling edge of $\phi/128$ Internal clock: counting at falling edge of $\phi/1024$			
Compare ma	tch inte	errup	t enable A					l '			ling edge of \$\phi/2048	
0 CMFA ir	nterrup	t req	uest (CMIA) is disab	oled		1	0	0		T0 compare ma		
1 CMFA in	nterrup	t req	uest (CMIA) is enab	led	X	0	0	0	Clock input dis	•		
								1	Internal clock:	counting on $\phi$		
Compare Match Inter	rupt Er	nable	В				1	0	Internal clock:	counting at fal	ling edge of $\phi/2$	
0 CMFB interrupt r								1	Internal clock:	counting at fal	ling edge of $\phi/4$	
1 CMFB interrupt r	eques	t (CN	IIB) is enabled			1	0	0	Clock input dis	sabled		
					Y	0	0	0	Clock input dis	sabled		
								1	Internal clock:	counting at fal	ling edge of φ/4	
							1	0	Internal clock:	counting at fal	ling edge of \$\phi/256	
								1	Internal clock:	counting at fal	ling edge of \$\phi/2048	
						1	0	0	Clock input dis			
					All	1	0	1		: counting at ris		
							1	0		: counting at fa		
							<u></u>	1	edges		oth rising and falling	

H'FFC8

TMR0

Notes: 1. Selected by ICKS1 and ICKS0 in STCR. For details, see section 12.2.4, Timer Control Register (TCR).

If the clock input of channel 0 is the TCNT1 overflow signal and that of channel 1 is the TCNT0 compare match signal, no incrementing clock is generated. Do not use this setting.


TCSR0—Time	er Contro	/Status F	Register 0		H'FFCA						
TCSR0											
Bit	7	6	5	4		3	2	1	0		
	CMFB	CMFA	OVF	ADTE		OS3	OS2	OS1	OS0	7	
Initial value	0	0	0	0		0	0	0	0	_	
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/W		R/W	R/W	R/W	R/W		
					_						
						Output se	lect 1 and (	) ———			
						0 (	No cha	nge at com	pare matc	h A	
					L	1	0 outpu	t at compar	e match A		
						1 (	1 outpu	t at compar	e match A		
						1	1	inverted at	•		
					L			A (toggle ou	itput)		
				Output	t sele 0	ct 3 and		anara matal	h D		
					1	+	ange at con ut at compa	•			
				1	0	· ·	ut at compa				
					1	<u> </u>	inverted at				
							B (toggle or	•			
			A/E	trigger e	enabl	е					
			0				equests by	compare m	atch A		
				are dis							
			1	are ena			equests by	compare m	atch A		
			Timer ov	verflow fla							
				earing co		onl					
							, then write	0 in OVF			
				etting con				1100			
			VVn	ien ICN	I ove	rtiows tro	m H'FF to I	H.00			
			e match flag								
		1 1 -	earing cond Read CMFA	-	MFΔ.	- 1 then	write 0 in C	MEA			
			When the DT								
			tting conditi								
		Wh	en TCNT =	TCORA							
C											
'		conditions	] n CMFB = 1	then wr	·ito O	in CMED					
			activated by								
		condition]	.DD								
	vvnen 10	CNT = TCO	מאי								

Note: \* Only 0 can be written in bits 7 to 5, to clear the flags.

TCSR1—Time	r Control	/Status R	Register 1	-	H'FFCB						
TCSR1											
Bit	7	6	5	4		3	2	1	0	_	
	CMFB	CMFA	OVF	-	-	OS3	OS2	OS1	OS0		
Initial value	0	0	0	1		0	0	0	0	_	
Read/Write	R/(W)*	R/(W)*	R/(W)*	_	-	R/W	R/W	R/W	R/W		
					Outp	ut selec	t 1 and 0 -				
					0	0	No change			Α	
						1	0 output a	t compare	match A		
					1	0	1 output a				
						1	Output inv match A (t				
				Outpu	t sele	ct 3 and	12				
				0	0	No ch	ange at cor	npare ma	tch B		
					1	0 out	out at comp	are match	В		
				1	0	1 out	out at comp	are match	В		
					1	-	ut inverted a n B (toggle o		Э		
			Timer ov	verflow	/ flag						
				earing		ition]					
			Re	ad OV	F whe	en OVF	= 1, then w	rite 0 in O	VF		
				etting c			from H'FF	to ∐'00			
			VVI	ien ic	INIO	vernows		10 11 00			
			e match f						_		
		• F		A whe	n CM		then write		A		
When the DTC is activated by a CMIA interrupt      [Setting condition]     When TCNT = TCORA											
			.511 1 0141	- 100	-11/1						
	<del></del>	mpare match flag B [Clearing conditions]									
	• Re		when CN				0 in CMFB errupt				
	1 [Set	ting conditen TCNT =	ion]		., ~ ~						


Note: \* Only 0 can be written in bits 7 to 5, to clear the flags.

TCORA0—Time Constant Register A0	H'FFCC	TMR0
TCORA1—Time Constant Register A1	H'FFCD	TMR1
TCORB0—Time Constant Register B0	H'FFCE	TMR0
TCORB1—Time Constant Register B1	H'FFCF	TMR1
TCORAY—Time Constant Register AY	H'FFF2	TMRY
TCORBY—Time Constant Register BY	H'FFF3	TMRY
TCORC—Time Constant Register C	H'FFF5	TMRX
TCORAX—Time Constant Register AX	H'FFF6	TMRX
TCORBX—Time Constant Register BX	H'FFF7	TMRX




Compare match flag (CMF) is set when TCOR and TCNT values match

### TCORAX, TCORAY TCORBX, TCORBY




Compare match flag (CMF) is set when TCOR and TCNT values match

#### **TCORC**




Compare match C signal is generated when sum of TCORC and TICR contents match TCNT value

TCNT0—Timer Counter 0	H'FFD0	TMR0
TCNT1—Timer Counter 1	H'FFD1	TMR1
TCNTX—Timer Counter X	H'FFF4	TMRX
TCNTY—Timer Counter Y	H'FFF4	TMRY



TCNTX, TCNTY



PWOERA—PWM Output Enable Register A         H'FFD3         PWM           PWOERB—PWM Output Enable Register B         H'FFD2         PWM           Bit         7         6         5         4         3         2         1         0           PWOERA         OE7         OE6         OE5         OE4         OE3         OE2         OE1         OE0           Initial value         0         0         0         0         0         0         0         0           Read/Write         R/W         R/W         R/W         R/W         R/W         R/W         R/W         R/W         R/W           Bit         7         6         5         4         3         2         1         0           PWOERB         OE15         OE14         OE13         OE12         OE11         OE10         OE9         OE8           Initial value         0         0         0         0         0         0         0         0           Read/Write         R/W         R/W									
Bit	7	6	5	4	3	2	1	0	
PWOERA	OE7	OE6	OE5	OE4	OE3	OE2	OE1	OE0	
Initial value	0	0	0	0	0	0	0	0	•
Read/Write	R/W   R/W								
Bit	7	6	5	4	3	2	1	0	_
PWOERB	OE15	OE14	OE13	OE12	OE11	OE10	OE9	OE8	
Initial value	0	0	0	0	0	0	0	0	•
Read/Write	R/W   R/W								

# Switching between PWM output and port output

DDR	OE	Description
0	0	Port input
	1	Port input
1	0	Port output or PWM 256/256 output
	1	PWM output (0 to 255/256 output)

PWDPRA—PV PWDPRB—PV		•	O		H'FFD5 H'FFD4			PWM PWM
Bit	7	6	5	4	3	2	1	0
PWDPRA	OS7	OS6	OS5	OS4	OS3	OS2	OS1	OS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
PWDPRB	OS15	OS14	OS13	OS12	OS11	OS10	OS9	OS8
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		output pola						
	0 P	WM direct	output (PV	VDR value	correspo	nds to high	n width of	output)
	1 P	WM inverte	ed output (	PWDR va	lue corres	ponds to lo	ow width o	of output)

PWSL—PWM	PWCKE PWCK nitial value 0 0			H'FFD6							PWM	
Bit	7	6	5	4	;	3		2		1	0	_
	PWCKE	PWCKS	_	_	R	S3		RS2		RS1	RS0	
Initial value	0	0	1	0	(	3 RS3 0 R/W  Register 9 0 0 1 1 0		0	0		0	_
Read/Write	R/W	R/W	_	_	R	W		R/W		R/W	R/W	
					Register Selec		ect ·					
								DV	VDR0 sele	octod		
					3  RS3  0  R/W  Register Se  0 0 0  1  1 0  1 0  1		"	_		VDR0 sele		
							1					
							'	$\vdash$		VDR2 sele		
										VDR3 sele		
						1	0			VDR4 sele		
								1		VDR5 sele		
					1		1	1 0 P		PWDR6 selected		
								1	Р۷	VDR7 sele	ected	
					1	0	0	0	Р۷	VDR8 sele	ected	
								1	Р۷	VDR9 sele	ected	
							1	0	Р۷	VDR10 se	lected	
								1	Р۷	VDR11 se	lected	
							0	0	Р۷	VDR12 se	lected	
								1	Р۷	VDR13 se	lected	
							1	0	Р۷	VDR14 se	lected	
								1	P۷	VDR15 se	lected	


PWM clock enable, PWM clock select

PV	/SL	PC	SR	
Bit 7	Bit 6	Bit 2	Bit 1	Description
PWCKE	PWCKS	PWCKB	PWCKA	
0	_	_	_	Clock input disabled
1	0	_		φ (system clock) selected
	1	0	0	φ/2 selected
			1	φ/4 selected
		1	0	φ/8 selected
			1	φ/16 selected

PWDR0 to PWDR15—PWM Data Registers					H'FFD7		PW		
Bit	7	6	5	4	3	2	1	0	_
Initial value	0	0	0	0	0	0	0	0	_
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	


Specifies duty factor of basic output pulse and number of additional pulses

ADDRAH—A/D Data Register AH	H'FFE0	A/D Converter
ADDRAL—A/D Data Register AL	H'FFE1	A/D Converter
ADDRBH—A/D Data Register BH	H'FFE2	A/D Converter
ADDRBL—A/D Data Register BL	H'FFE3	A/D Converter
ADDRCH—A/D Data Register CH	H'FFE4	A/D Converter
ADDRCL—A/D Data Register CL	H'FFE5	A/D Converter
ADDRDH—A/D Data Register DH	H'FFE6	A/D Converter
ADDRDL—A/D Data Register DL	H'FFE7	A/D Converter



Correspondence between analog input channels and ADDR registers

Analog Inp	A/D Data Register			
Group 0	Group 1	A/D Data Register		
AN0	AN4	ADDRA		
AN1	AN5	ADDRB		
AN2	AN6 or CIN0 to CIN7	ADDRC		
AN3	AN7 or CIN8 to CIN15	ADDRD		



Note: \* Only 0 can be written, to clear the flag.

ADCR—A/D	Control R	egister			H'FFE9	)	<b>A</b> /.	D Conver	ter
Bit	7	6	5	4	3	2	1	0	_
	TRGS1	TRGS0	_	_	_	_	_	_	
Initial value	0	0	1	1	1	1	1	1	•
Read/Write	R/W	R/W	_	_	_	_	_	_	

# Timer trigger select

0	0	Start of A/D conversion by external trigger is disabled
	1	Start of A/D conversion by external trigger is disabled
1	0	Start of A/D conversion by external trigger (8-bit timer) is enabled
	1	Start of A/D conversion by external trigger pin is enabled

TCSR1—Timer Control/Status Register 1					l	H'FFEA							WDT1			
TCSR1																
Bit		7		6		5		4		3	2	)		1		0
Z.i.	С	DVF		 Г/ĪТ		<u></u>	F	PSS	RST/NMI		CKS2		CKS1		1	(SO
Initial value		0		0	0			0	0		0			0		0
Read/Write	R/(	(W)*1	R	/W	R/W		F	R/W	R	R/W R/W		W	R/W		R	/W
			_				_		_							
													select 2			
												PSS	CKS2	CKS1	CKS0	Clock
												0	0	0	0	φ/2
															1	ф/64
														1	0	ф/128
															1	φ/512
													1	0	0	ф/2048
															1	φ/8192
														1	0	ф/32768
															1	ф/131072
												1	0	0	0	φ <sub>SUB</sub> /2
															1	φ <sub>SUB</sub> /4
														1	0	φ <sub>SUB</sub> /8
															1	φ <sub>SUB</sub> /16
													1	0	0	φ <sub>SUB</sub> /32
															1	φ <sub>SUB</sub> /64
														1	0	φ <sub>SUB</sub> /128
															1	φ <sub>SUB</sub> /256
																750D-277
										set or NM						
									0	NMI int						
									1	Interna	l reset	reques	ted			
							Р	rescaler	select*2	!						
								0 TCN	IT count	s on a ø-	based p	prescal	er (PSN	1) divide	ed clock	pulses
								1 TCN	IT count	s on a ø§	SUB-ba	sed pre	escaler	(PSS) c	divided o	clock pulses
					Tim	ı ner enal	ble									
					0	TCN	T is ini	tialized t	o H'00 a	nd halted	t					
					1	TCN	T cour	its								
			Tim	ı ıer mod	e selec						_					
			0	Interv	al time	mode:		al timer i	nterrupt	request	(WOVI)	sent to	CPU			
			1			overflov		oot or NI	Al intern	unt roque	not nont	to CDI	Ludon			
			-   '		overflo		ie: Re	set or ini	vii intern	upt reque	est sent	10 CPC	J when			
							es low	simulta	neously	(when int	ternal re	eset is	selected	d)		
	Ove	rflow flag		•												
	0	[Clearing conditions]														
		<ul><li>When</li><li>When</li></ul>					ling TC	SR whe	n OVF =	= 1						
	1	[Setting														
		When TO							41		⊏ : <u></u> 1					
		When in							timer m	iode, OVI	r is clea	ared				
		Jacolati	, 1	,		- 51 0.10		5 50.								

Notes: 1. Only 0 can be written, to clear the flag.

2. For operation control when a transition is made to power-down mode, see section 24.2.3, Timer Control/Status Register (TCSR).

HICR—Host	Interface	Control I	Register		H'FFF	0		HIF (X	BS)
Bit	7	6	5	4	3	2	1	0	
	_	_	_	_	_	IBFIE2	IBFIE1	FGA20E	Ī
Initial value	1	1	1	1	1	0	0	0	
Slave R/W	_	_	_	_	_	R/W	R/W	R/W	
Host R/W	_	_	_	_	_				

Fast A20 gate function enable

FGA20E	P81DDR	Description
0	0	HIF: XBS fast A20 gate function disabled
	1	HIF: XBS fast A20 gate function disabled
1	0	Setting prohibited
	1	HIF: XBS fast A20 gate function enabled

# Input data register full interrupt enable 1

0	Input data register (IDR1) receive complete interrupt request is disabled
1	Input data register (IDR1) receive complete interrupt request is enabled

# Input data register full interrupt enable 2

0	Input data register (IDR2) receive complete interrupt request is disabled
1	Input data register (IDR2) receive complete
	interrupt request is enabled

TCSRX—Tir	TCSRX—Timer Control/Status Register X								H'FFF1			
TCSRX												
Bit	7	6	5		4	3		2	1	0		
	CMFB	CMFA	OVF		ICF	OS	3	OS2	OS1	OS0		
Initial value	e 0	0	0		0	0		0	0	0		
Read/Write	e R/(W)*	R/(W)*	R/(W	/)*	R/(W)*	R/V	V	R/W	R/W	R/W		
				 		Oute		at 1 and 0				
						Output select 1 and 0 — 0 No change at compare ma				nare match Δ		
						"	1		t at compar			
						1	0		t at compar			
						'	1	•	inverted at			
									A (toggle ou			
					Outp	ut sele	ct 3 ar	nd 2				
					0	0	No o	hange at	compare m	atch B		
						1			mpare mate			
					1	0		•	mpare mate			
						1			ed at compa le output)	ire		
				Inp	out capture f	lag						
				0	[ [		-					
				1				CF after re	eading ICF	= 1		
				'	1		•	llowed by	a falling ed	lge is		
					detected	in the	extern	al reset si	gnal after tl			
			_			n TCO	NRI h	as been s	set to 1			
			1 ime		erflow flag earing condi	tionl						
					en 0 is writt		VF af	ter readin	g OVF = 1			
			1		tting condition				lloo			
						eniow	SHOII	1 11 11 10 1	100			
		Compar 0 [CI	e mater									
					ritten in CM	FA afte	er read	ding CMF	A = 1			
		• \	When th	e D	TC is activat	ted by	a CMI	A interrup	ot			
		1 1 -	etting co		ion] :TCORA							
Compa	∣ re match flag l		ien ich	v i =	TOORA							
1 1 -	learing conditi	•										
	When 0 is writ				-	1						
<u> </u>	When the DTC etting condition		и ру а С	IVIID	ппенирі							
1   1   1   1   1   1   1   1   1	hen TCNT = T	-										

Note: \* Only 0 can be written in bits 7 to 4, to clear the flags.

er Contro	ol/Status	Register `	Y	H'F		1	MRY		
7	6	5	4	3	2	1	0	_	
CMFB	CMFA	OVF	ICIE	OS3	OS2	OS1	OS0		
0	0	0	0	0	0	0	0	_	
R/(W)*	R/(W)*	* R/(W)*	R/W	R/W	R/W	R/W	R/W		
				Output	select 1 and	0			
				0			npare matc	h A	
					1 0 outp	ut at compa	are match A	\	
				1 0 1 output at c		ut at compa	pare match A		
							•		
Output select 3 and 2									
			0	0	No change a	compare r	natch B		
				1	0 output at co	mpare mat	tch B		
			1	-	1 output at co	mpare mat	tch B		
							are		
			Input capt	ure interr	upt enable				
		0 Interrupt request by ICF (ICIX) is disabled							
			1 Interr	upt reque	est by ICF (IC	IX) is enab	led		
		Timer overflow flag  0 [Clearing condition] When 0 is written in OVF after reading OVF = 1							
		1 [Setting condition]							
	• W	<ul> <li>Clearing conditions</li> <li>When 0 is written in CMFA after reading CMFA = 1</li> <li>When the DTC is activated by a CMIA interrupt</li> </ul>							
		[Setting condition] When TCNT = TCORA							
Compare match flag B									
0 [Clea	ring conditi	ons]	D offer '	in a CN45'	D 4				
	When the DTC is activated by a CMIB interrupt								
	Compare  O [Clea  Wh  Wh  I [Setti	Compare  Compare  Compare  Compare  Compare  Compare  Very  Compare match flag  Compare match flag  Compare match flag  Compare match flag  Some of the compare match flag  To compare match flag  Compare match flag  To compare mat	7 6 5  CMFB CMFA OVF  0 0 0  R/(W)* R/(W)* R/(W)*  Timer ove  0 [Cle Whe  1 [Set When 0 is writen in CMFt When 0 is written in CMFt When 0 is written in CMFt When 0 is written in CMFt When 1 [Setting conditions] When 0 is written in CMFt When 1 [Setting conditions]	CMFB CMFA OVF ICIE  0 0 0 0 0  R/(W)* R/(W)* R/(W)* R/W  Outp  0  Input capte 0 Interr 1 Interr Timer overflow flag 0 [Clearing condition When 0 is writte 1 [Setting conditions] • When 0 is written in CMF • When the DTC is activate 1 [Setting condition] When TCNT = TCORA  Compare match flag B  0 [Clearing conditions] • When 0 is written in CMF • When the DTC is activate 1 [Setting conditions] • When TCNT = TCORA  Compare match flag B  0 [Clearing conditions] • When 0 is written in CMFB after read • When the DTC is activated by a CMIB	Timer overflow flag    Compare match flag A   Compare match flag A   Compare match flag B   The compare match flag A   Compare match flag A   Compare match flag B   Compare match fl	CMFB	Timer overflow flag    O   Clearing conditions		

Note: \* Only 0 can be written in bits 7 to 5, to clear the flags.

KMIMR—Keyboard Matrix Interrupt Mask Register

MIMRA—K	Leyboard N	Matrix In	terrupt M	lask Regi	ster A	H'FFF3	Interrup	t Control		
KMIMR										
Bit	7	6	5	4	3	2	1	0		
	KMIMR7	KMIMR6	KMIMR5	KMIMR4	KMIMR3	KMIMR2	KMIMR1	KMIMR0		
Initial value	1	0	1	1	1	1	1	1		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	Keyboard matrix interrupt mask									
			0 Key-sense input interrupt requests enabled							
			1 K	1 Key-sense input interrupt requests disabled						
KMIMRA										
Bit	7	6	5	4	3	2	1	0		
	KMIMR15	KMIMR14	KMIMR13	KMIMR12	KMIMR11	KMIMR10	KMIMR9	KMIMR8		
Initial value	1	1	1	1	1	1	1	1		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Keyboard matrix interrupt mask										
	0 Key-sense input interrupt requests enabled							d		
			Key-sense input interrupt requests disabled							

H'FFF1

**Interrupt Controller** 

TICRR—Input Capture Register R TICRF—Input Capture Register F						H'FFF2 H'FFF3			TMRX TMRX	
Bit	7	6	5	4	3	2	1	0	7	
Initial value	0	0	0	0	0	0	0	0		
Read/Write	R	R	R	R	R	R	R	R		

Stores TCNT value at fall of external trigger input

KMPCR—Por	t 6 MOS	Pull-Up C	Control Ro	egister	H'FFF2	2		Por	t 6
Bit	7	6	5	4	3	2	1	0	
	KM7PCR	KM6PCR	KM5PCR	KM4PCR	KM3PCR	KM2PCR	KM1PCR	KM0PCR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Control the port 6 built-in MOS input pull-ups

Note: KMPCR has the same address as TICRR/TCORAY of TMRX/TMRY.

To select KMPCR, set the HIE bit to 1 in SYSCR.


IDR1—Input I IDR2—Input I	U				H'FFF4 H'FFFC		HIF (XBS) HIF (XBS)		
Bit	7	6	5	4	3	2	1	0	
	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0	
Initial value	_	_	_	_	_	_	_	_	J
Slave R/W	R	R	R	R	R	R	R	R	
Host R/W	W	W	W	W	W	W	W	W	

Stores host data bus contents at rise of  $\overline{\text{IOW}}$  when  $\overline{\text{CS}}$  is low

ODR1—Outpu ODR2—Outpu		_			HIF (XBS)			
Bit	7	6	5	4	3	2	1	0
	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0
Initial value	_	_	_	_	_	_	_	_
Slave R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Host R/W	R	R	R	R	R	R	R	R

ODR contents are output to the host data bus when HA0 is low,  $\overline{\text{CS}}$  is low, and  $\overline{\text{IOR}}$  is low

TISR—Timer	Input Sel	ect Regist	er		H'FFF5							
Bit	7	6	5	4	3	2	1	0				
	_	_	_	_	_	_	_	IS				
Initial value	1	1	1	1	1	1	1	0				
Read/Write	_	_	_	_	_	_	_	R/W				
	Input select —											
				0 IVG signal is selected								
				1 VSYNCI/TMIY (TMCIY/TMRIY) is selected								



Note: \* Only 0 can be written, to clear the flag.

DADR0—D/A DADR1—D/A		H'FFF8 H'FFF9		D/A Converter D/A Converter					
Bit	7	6	5	4	3	2	1	0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Stores data for D/A conversion

							Appendix	B Intern	al I/O Regi	sters
DACR—D/A	Control I	Registei	r			H'FFI	F <b>A</b>	1	D/A Conve	erter
Bit	7	6	5	4	1	3	2	1	0	
	DAOE1	DAOE	0 DA	E -	_	_	_	_	_	
Initial value	0	0	0	1		1	1	1	1	
Read/Write	R/W	R/W		_	_	_	_	_	_	
			D/A enal		DAE		Conv		14	$\neg$
			DAOE1         DAOE0         DAE         Conver           0         0         *         Channel 0 and 1 E							
										÷u
				1	0			conversion of conversion		
					1	Chan	nel 0 and 1	D/A conve	rsion enable	;d
			1	0	0			conversion conversion e		
					1	Chan	nel 0 and 1	D/A conve	rsion enable	;d
				1	*	Chan	nel 0 and 1	D/A conve	rsion enable	:d
									*: Don't c	are
		D/A o	utput ena	ble 0						
			 ∖nalog ou		disab	led				
		1 [	D/A conversion is enabled on channel 0. Analog output DA0 is enabled							
	 		-1- <i>4</i>							
	D/A out		tout DA1	diaablad			7			

0	Analog output DA1 disabled
1	D/A conversion is enabled on channel 1. Analog output DA1 is enabled

#### **Timer Connection** TCONRI—Timer Connection Register I **H'FFFC** 3 2 Bit 7 6 5 4 1 0 SIMOD1 SIMOD0 **SCONE ICST HFINV VFINV** HIINV VIINV Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Input synchronization signal inversion The VSYNCI pin state is used directly as the VSYNCI input The VSYNCI pin state is inverted before use as the VSYNCI input Input synchronization signal inversion The HSYNCI and CSYNCI pin states are used directly as the HSYNCI and CSYNCI inputs The HSYNCI and CSYNCI pin states are inverted before use as the HSYNCI and CSYNCI inputs Input synchronization signal inversion The VFBACKI pin state is used directly as the VFBACKI input The VFBACKI pin state is inverted before use as the VFBACKI input Input synchronization signal inversion The HFBACKI pin state is used directly as the HFBACKI input The HFBACKI pin state is inverted before use as the HFBACKI input Input capture start bit The TICRR and TICRF input capture functions are stopped [Clearing condition] When a rising edge followed by a falling edge is detected on TMRIX The TICRR and TICRF input capture functions are operating (Waiting for detection of a rising edge followed by a falling edge on TMRIX) [Setting condition] When 1 is written in ICST after reading ICST = 0 Synchronization signal connection enable **SCONE** Mode **FTID** TMCI1 TMRI1 FTIA **FTIB FTIC** TMCI1 TMRI1 Normal FTIA **FTIB** FTIC FTID input connection input input input input input VFBACKI Synchronization IVI TMO1 IHI IHI IVI 1 signal connecsignal input signal signal inverse signal tion mode signal Input synchronization mode select 1 and 0

SIMOD1	SIMOD0	Mode	IHI signal	IVI signal
0	0	No signal	HFBACKI input	VFBACKI input
	1	S-on-G mode	CSYNCI input	PDC input
1	0	Composite mode	HSYNCI input	PDC input
	1	Separate mode	HSYNCI input	VSYNCI input

TCONRO—T	imer Cor	nection F	Register (	0	H'FFI	F <b>D</b>	Tim	er Connection
Bit	7	6	5	4	3	2	1	0
	HOE	VOE	CLOE	CBOE	HOINV	VOINV	CLOINV	CBOINV
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Output 0 T 1 T	Output  0 Tr  1 Tr  enable  he P61/FTOA	Output e  O Th  In  In  enable  the P64/FTIC  VKIN1/CIN1,	Output synct  O The IH  The IH  Panable  Per P27/A15/PV  mode 1 (expa  The P27/A15/I  modes 2 and  The P27/A15/I	Output  O Ti th  I Ti us  O signal is inv  V15/CBLANK  Inded mode v PW15/CBLAN  3 (expanded PW15/CBLAN  ILAMPO pin f  ILAMPO pin f	Output sy  O The or C the C  1 The or C use  synchronizat he IVO signal e VSYNCO of he IVO signal as as the VS gnal inversion and directly as werted before  C pin function with on-chip F NK pin function modes with on-chip F NK pin function as the unctions as the unctions as the pentile in t	Output synch signal inverse used di CBLAN  1 The CE used di CBLAN  1 The CE inverter the CB  1 CLO signal (in L4 signal) is in CLAMPO output  1 Is used directly as the HSYNCO output  1 Is inverted by YNCO output  2 Is inverted by YNCO output  2 Is inverted by YNCO output  2 Is inverted by YNCO output  2 Is inverted by YNCO output  2 Is inverted by YNCO output  2 Is inverted by YNCO output  2 Is inverted by YNCO output  3 Is inverted by YNCO output  4 Is inverted by YNCO output  5 Is inverted by YNCO output  6 Is inverted by YNCO output  6 Is inverted by YNCO output  6 Is inverted by YNCO output  7 Is inverted by YNCO output  8 Is inverted by YNCO output  9 Is inverted by YNCO output  9 Is inverted by YNCO output  9 Is inverted by YNCO output  9 Is inverted by YNCO output  9 Is inverted by YNCO output  9 Is inverted by YNCO output  9 Is inverted by YNCO output  9 Is inverted by YNCO output  9 Is inverted by YNCO output  9 I	A15/PW15 pin enabled): BLANK pin listrectly as the list output list of the list output lis
	t enable				D			
0 1	he P44/TMC	01/HIRQ1/HS	YNCO pin fu	unctions as the	e P44/TMO1/	HIRQ1 pin		

Rev. 3.00 Jan 18, 2006 page 987 of 1044 REJ09B0280-0300

The P44/TMO1/HIRQ1/HSYNCO pin functions as the HSYNCO pin

ONRS—Tir	ner Conn	ection R	egistei	: S		H'FFFE Time				ner Conne
Bit	7	6	5		4		3	2	1	0
	TMRX/Y	ISGENE	номс	D1 H	IOMOD0	VON	/IOD1	VOMOD0	CLMOD1	CLMOD0
Initial value	0	0	0		0	•	0	0	0	0
Read/Write	R/W	R/W	R/V	<b>/</b>	R/W	R	/W	R/W	R/W	R/W
					Cl	amn w	avefori	] m mode seled	t 1 and 0 —	
					_			D1 CLMOD0		scription
						0	0	0		gnal is selected
								1	The CL2 sig	gnal is selected
							1	0	The CL3 sig	gnal is selected
								1		
						1	0	0	The CL4 sign	gnal is selected
							1	0		
								1		
			\/.	ortical a		otion (	tn.i.t	mode select 1	L and O	
					1	_		Description		
				0	0	MOD1 VOMOD0 0 0 The IVI signa				modification
								or IHI synchr	•	
							1	The IVI signa with IHI sync	•	l modification, s selected
					1		0	The IVI signa without IHI sy		odification, n) is selected
							1	The IVI signa		odification and ected
				1	0		0	The IVG sign	al is selected	t
							1			
					1		0			
			L				1			
		Horiz	ontal sy	nchroni	zation out	put mo	ode sel	ect 1 and 0		
		I —	_		HOMOD	_			cription	
			0	0	0	_				ion) is selected
			$\vdash$		1	_		gnal (with 2fH		) is selected
				1	1	0 The CL1 signal is selected				
			1	0	0	The	: IHG s	ignal is select	ted	
				-	1					
				1	0	1				
				1						

TMRX/TMRY access select

The TMRX registers are accessed at addresses H'FFF0 to H'FFF5

<sup>1</sup> The TMRY registers are accessed at addresses H'FFF0 to H'FFF5

#### **Timer Connection** SEDGR—Edge Sense Register H'FFFF Bit 7 6 5 4 3 2 1 0 VFDG **HFDG** CFDG **HFEDG** VFFDG **PREQF** IHI IVI <u>\*2</u> \_\_\*2 Initial value 0 0 0 0 0 0 R/(W)\*1 R/(W)\*1 R/(W)\*1 R/(W)\*1 R/(W)\*1 R/(W)\*1 Read/Write R R IVI signal level The IVI signal is low The IVI signal is high IHI signal level The IHI signal is low The IHI signal is high Pre-equalization flag [Clearing condition] When 0 is written in PREQF after reading PREQF = 1 [Setting condition] When an IHI signal 2fH modification condition is detected VFBACKI edge [Clearing condition] When 0 is written in VFEDG after reading VFEDG = 1 [Setting condition] When a rising edge is detected on the VFBACKI pin HFBACKI edge [Clearing condition] When 0 is written in HFEDG after reading HFEDG = 1 [Setting condition] When a rising edge is detected on the HFBACKI pin CSYNCI edge [Clearing condition] When 0 is written in CEDG after reading CEDG = 1 [Setting condition] When a rising edge is detected on the CSYNCI pin HSYNCI edge [Clearing condition] When 0 is written in HEDG after reading HEDG = 1 [Setting condition] When a rising edge is detected on the HSYNCI pin VSYNCI edge [Clearing condition] When 0 is written in VEDG after reading VEDG = 1 1 [Setting condition] When a rising edge is detected on the VSYNCI pin

Notes: 1. Only 0 can be written, to clear the flags.

2. The initial value is undefined since it depends on the pin states.

Appendix B In	ternal I/O F	Registers									
PGNOCR—P	ort G Nch	-OD Cont	trol Regis	ter	H'FE16	;		Port	G		
Bit	7	6	5	4	3	2	1	0			
	PG7NOC	PG6NOC	PG5NOC	PG4NOC	PG3NOC	PG2NOC	PG1NOC	PG0NOC			
Initial value	0	0	0	0	0	0	0	0			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
	Specify the output driver type for pins on port G										
PENOCR—Port E Nch-OD Control Register H'FE18 Port F											
Bit	7	6	5	4	3	2	1	0			
	PE7NOC	PE6NOC	PE5NOC	PE4NOC	PE3NOC	PE2NOC	PE1NOC	PE0NOC			
Initial value	0	0	0	0	0	0	0	0			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
		Spe	ecify the o	utput drive	r type for p	oins on po	rt E				
PFNOCR—Po	ort F Nch-	OD Cont	rol Regist	er	H'FE19			Port	F		
Bit	7	6	5	4	3	2	1	0			
	PF7NOC	PF6NOC	PF5NOC	PF4NOC	PF3NOC	PF2NOC	PF1NOC	PF0NOC			
Initial value	0	0	0	0	0	0	0	0			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
		Spe	ecify the o	utput drive	r type for	pins on po	rt F				
PCNOCR—Po	ort C Nch	OD Cont	rol Regist	ter	H'FE10			Port	C		
Bit	7	6	5	4	3	2	1	0			
	PC7NOC	PC6NOC	PC5NOC	PC4NOC	РС3NОС	PC2NOC	PC1NOC	PC0NOC			
Initial value	0	0	0	0	0	0	0	0			

Specify the output driver type for pins on port C

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

Read/Write



PDNOCR—Po	ort D Nch-	OD Cont	H'FE1I	)		Port D			
Bit	7	6	5	4	3	2	1	0	
	PD7NOC	PD6NOC	PD5NOC	PD4NOC	PD3NOC	PD2NOC	PD1NOC	PD1NOC	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Specify the output driver type for pins on port C

PGODR—Por	t G Outpu	ıt Data R	egister		H'FE46			Port (		
Bit	7	6	5	4	3	2	1	0		
	PG70DR	PG60DR	PG5ODR	PG40DR	PG3ODR	PG2ODR	PG10DR	PG0ODR		
Initial value	0	0	0	0	0	0	0	0		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

Store output data for pins on port G

PGPIN—Port	G Input I	Data Regis	ster		H'FE47	(R)		Port	t G
Bit	7	6	5	4	3	2	1	0	_
	PG7PIN	PG6PIN	PG5PIN	PG4PIN	PG3PIN	PG2PIN	PG1PIN	PG0PIN	
Initial value	*	*	*	*	*	*	*	*	
Read/Write	R	R	R	R	R	R	R	R	
									-

Return the pin state on port G

Note: \* Determined by the state of pins PG7 to PG0.

PGDDR—Por	t G Data I	Direction	Register			Port C			
Bit	7	6	5	4	3	2	1	0	
	PG7DDR	PG6DDR	PG5DDR	PG4DDR	PG3DDR	PG2DDR	PG1DDR	PG0DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_

Select input or output for the pins of port G

PEODR—Por	t E Outpu	t Data Re	gister		H'FE48	}		Port	t E
Bit	7	6	5	4	3	2	1	0	
	PE70DR	PE6ODR	PE5ODR	PE4ODR	PE3ODR	PE2ODR	PE10DR	PE0ODR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
			_						
			Store o	utput data	for pins or	n port E			

Port F PFODR—Port F Output Data Register H'FE49 Bit 7 6 5 3 2 0 4 1 PF70DR PF60DR PF50DR PF40DR PF3ODR PF2ODR PF1ODR PF0ODR 0 0 0 0 0 0 0 0 Initial value Read/Write R/W R/W R/W R/W R/W R/W R/W R/W

Store output data for pins on port F

PEPIN—Port	E Input D	ata Regis	ter		H'FE4A	(R)		Por
Bit	7	6	5	4	3	2	1	0
	PE7PIN	PE6PIN	PE5PIN	PE4PIN	PE3PIN	PE2PIN	PE1PIN	PE0PIN
Initial value	*	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R	R

Return the pin state on port E

Note: \* Determined by the state of pins PE7 to PE0.

PEDDR—Por	t E Data D	Direction 1	Register		H'FE4A	(W)		Por	t E
Bit	7	6	5	4	3	2	1	0	
	PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR	PE0DDR	
Initial value	0	0	0	0	0	0	0	0	1
Read/Write	W	W	W	W	W	W	W	W	=.

Select input or output for the pins of port E



PFPIN—Port	F Input D	ata Regis	ter		H'FE4E	<b>B</b> ( <b>R</b> )		Por	t F
Bit	7	6	5	4	3	2	1	0	
	PF7PIN	PF6PIN	PF5PIN	PF4PIN	PF3PIN	PF2PIN	PF1PIN	PF0PIN	
Initial value	*	*	*	*	*	*	*	*	
Read/Write	R	R	R	R	R	R	R	R	

Return the pin state on port F

Note: \* Determined by the state of pins PF7 to PF0.

PFDDR—Por	t F Data D	irection I	Register		H'FE4E	<b>B</b> ( <b>W</b> )		Port 1	
Bit	7	6	5	4	3	2	1	0	
	PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	PF1DDR	PF0DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	

Select input or output for the pins of port F

PCODR—Por	t C Outpu	t Data Re	egister		H'FE40	C		Port	t C
Bit	7	6	5	4	3	2	1	0	
	PC7ODR	PC6ODR	PC5ODR	PC4ODR	PC3ODR	PC2ODR	PC10DR	PC0ODR	
Initial value	0	0	0	0	0	0	0	0	•
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-

Store output data for pins on port C

PDODR—Por	t D Outpu	t Data Ro	egister		H'FE4I	)		Port	t <b>D</b>
Bit	7	6	5	4	3	2	1	0	
	PD70DR	PD60DR	PD5ODR	PD40DR	PD3ODR	PD2ODR	PD10DR	PD00DR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	÷

Store output data for pins on port D

PCPIN—Port	C Input D	ata Regis	ster			Port C			
Bit	7	6	5	4	3	2	1	0	
	PC7PIN	PC6PIN	PC5PIN	PC4PIN	PC3PIN	PC2PIN	PC1PIN	PC0PIN	
Initial value	*	*	*	*	*	*	*	*	
Read/Write	R	R	R	R	R	R	R	R	
			Retu	rn the pin	state on p	ort C			

Note: \* Determined by the state of pins PC7 to PC0.

PCDDR—Por	t C Data I	Direction 1	Register		H'FE4I	E ( <b>W</b> )		Port
Bit	7	6	5	4	3	2	1	0
	PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Select input or output for the pins of port C

PDPIN—Port D Input Data Register				H'FE4F (R)				Port D	
Bit	7	6	5	4	3	2	1	0	
	PD7PIN	PD6PIN	PD5PIN	PD4PIN	PD3PIN	PD2PIN	PD1PIN	PD0PIN	
Initial value	*	*	*	*	*	*	*	*	!
Read/Write	R	R	R	R	R	R	R	R	
									-

Return the pin state on port D

Note: \* Determined by the state of pins PD7 to PD0.

PDDDR—Port D Data Direction Register				H'FE4F (W)				Port D	
Bit	7	6	5	4	3	2	1	0	
	PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	

Select input or output for the pins of port D

# Appendix C I/O Port Block Diagrams

## C.1 Port 1 Block Diagram




Figure C.1 Port 1 Block Diagram

## C.2 Port 2 Block Diagrams




Figure C.2 Port 2 Block Diagram (Pins P20 to P23)




Figure C.3 Port 2 Block Diagram (Pins P24 to P26)




Figure C.4 Port 2 Block Diagram (Pin P27)

## C.3 Port 3 Block Diagram




Figure C.5 Port 3 Block Diagram (Pins P30 to P33)




Figure C.6 Port 3 Block Diagram (Pins P34 to P36)




Figure C.7 Port 3 Block Diagram (Pin P37)

## C.4 Port 4 Block Diagrams




Figure C.8 Port 4 Block Diagram (Pin P40)




Figure C.9 Port 4 Block Diagram (Pin P41)




Figure C.10 Port 4 Block Diagram (Pin P42)




Figure C.11 Port 4 Block Diagram (Pin P43)




Figure C.12 Port 4 Block Diagram (Pin P44)




Figure C.13 Port 4 Block Diagram (Pin P45)




Figure C.14 Port 4 Block Diagram (Pins P46, P47)

## C.5 Port 5 Block Diagrams




Figure C.15 Port 5 Block Diagram (Pin P50)




Figure C.16 Port 5 Block Diagram (Pin P51)




Figure C.17 Port 5 Block Diagram (Pin P52)



#### C.6 Port 6 Block Diagrams




Figure C.18 Port 6 Block Diagram (Pins P60, P62, P63, P65)




Figure C.19 Port 6 Block Diagram (Pin P61)




Figure C.20 Port 6 Block Diagram (Pin P64)




Figure C.21 Port 6 Block Diagram (Pin P66)




Figure C.22 Port 6 Block Diagram (Pin P67)

# **C.7** Port 7 Block Diagrams




Figure C.23 Port 7 Block Diagram (Pins P70 to P75)




Figure C.24 Port 7 Block Diagram (Pins P76, P77)

# C.8 Port 8 Block Diagrams




Figure C.25 Port 8 Block Diagram (Pin P80)




Figure C.26 Port 8 Block Diagram (Pin P81)




Figure C.27 Port 8 Block Diagram (Pin P82)




Figure C.28 Port 8 Block Diagram (Pin P83)




Figure C.29 Port 8 Block Diagram (Pin P84)




Figure C.30 Port 8 Block Diagram (Pin P85)




Figure C.31 Port 8 Block Diagram (Pin P86)

# C.9 Port 9 Block Diagrams




Figure C.32 Port 9 Block Diagram (Pin P90)




Figure C.33 Port 9 Block Diagram (Pins P91, P92)




Figure C.34 Port 9 Block Diagram (Pins P93 to P95)




Figure C.35 Port 9 Block Diagram (Pin P96)




Figure C.36 Port 9 Block Diagram (Pin P97)

# **C.10** Port A Block Diagrams




Figure C.37 Port A Block Diagram (Pins PA0, PA1)




Figure C.38 Port A Block Diagram (Pins PA2, PA3)




Figure C.39 Port A Block Diagram (Pins PA4 to PA7)

# C.11 Port B Block Diagram




Figure C.40 Port B Block Diagram (Pins PB0 and PB1)




Figure C.41 Port B Block Diagram (Pins PB2 and PB3)




Figure C.42 Port B Block Diagram (Pins PB4 to PB7)

# **C.12** Ports C to G Block Diagram




Figure C.43 Port C, D, E, F, G Block Diagram

# Appendix D Pin States

# **D.1** Port States in Each Processing State

Table D.1 I/O Port States in Each Processing State

Port Name Pin Name	MCU Operating Mode	Reset	Hardware Standby Mode	Software Standby Mode	Watch Mode	Sleep Mode	Sub- sleep Mode	Subactive Mode	Program Execution State
Port 1 A7 to A0	1	L T	T -	kept*	kept*	kept*	kept*	A7 to A0	A7 to A0
	2, 3 (EXPE = 1)							Address output/ input port	Address output/ input port
	2, 3 (EXPE = 0)							I/O port	I/O port
Port 2 A15 to A8	1	L	Т	kept*	kept*	kept*	kept*	A15 to A8	A15 to A8
	2, 3 (EXPE = 1)	Т	_					Address output/ input port	Address output/ input port
	2, 3 (EXPE = 0)	_						I/O port	I/O port
Port 3	1	T - -	Т	Т	Т	Т	Т	D15 to D8	D15 to D8
D15 to D8	2, 3 (EXPE = 1)								
	2, 3 (EXPE = 0)			kept	kept	kept	kept	I/O port	I/O port
Port 4	1	T -	Т	kept	kept	kept	kept	I/O port	I/O port
	2, 3 (EXPE = 1)								
	2, 3 (EXPE = 0)								
Port 5	1	T _	Т	kept	kept	kept	kept	I/O port	I/O port
	2, 3 (EXPE = 1)								
	2, 3 (EXPE = 0)	_							
Port 6	1	T	Т	kept	kept	kept	kept	I/O port	I/O port
	2, 3 (EXPE = 1)								
	2, 3 (EXPE = 0)	_							
Port 7	1	T -	Т	Т	Т	Т	Т	Input port	Input port
	2, 3 (EXPE = 1)								
	2, 3 (EXPE = 0)								
Port 8	1	T -	Т	kept	kept	kept	kept	I/O port	I/O port
	2, 3 (EXPE = 1)								
	2, 3 (EXPE = 0)								
Port 97	1	T	Т	T/kept	T/kept	T/kept	T/kept	WAIT/	WAIT/
WAIT	2, 3 (EXPE = 1)							I/O port	I/O port
	2, 3 (EXPE = 0)			kept	kept	kept	kept	I/O port	I/O port



Port Name Pin Name	MCU Operating Mode	Reset	Hardware Standby Mode	Software Standby Mode	Watch Mode	Sleep Mode	Sub- sleep Mode	Subactive Mode	Program Execution State
Port 96 ¢ EXCL	1	Clock output T	Т	[DDR = 1] H [DDR = 0] T	EXCL input	[DDR = 1] clock output	EXCL input	EXCL input	Clock output/ EXCL input/ input port
	2, 3 (EXPE = 1)					[DDR = 0]	Γ		
	2, 3 (EXPE = 0)								
Ports 95 to 93	1	Н	Т	Н	Н	Н	Н	AS, HWR, RD	AS, HWR, RD
AS, HWR,	2, 3 (EXPE = 1)	Т							
5	2, 3 (EXPE = 0)	_		kept	kept	kept	kept	I/O port	I/O port
Ports 92, 91	1	T 	Т	kept	kept	kept	kept	I/O port	I/O port
	2, 3 (EXPE = 1)								
	2, 3 (EXPE = 0)								
Port 90	1	Т	Т	H/kept	H/kept	H/kept	H/kept	LWR/ I/O port	LWR/ I/O port
LWR	2, 3 (EXPE = 1)								
	2, 3 (EXPE = 0)	_		kept	kept	kept	kept	I/O port	I/O port
Port A A23 to A16	1	Т	Т	kept*	kept*	kept*	kept*	I/O port	I/O port
	2, 3 (EXPE = 1)							A23 to A16/ I/O port	A23 to A16/ I/O port
	2, 3 (EXPE = 0)	_						I/O port	I/O port
Port B D7 to D0	1	T	Т	T/kept	T/kept	T/kept	T/kept	D7 to D0/ I/O port	D7 to D0/ I/O port
	2, 3 (EXPE = 1)								
	2, 3 (EXPE = 0)	_		kept	kept	kept	kept	I/O port	I/O port
Ports C to G (H8S/2169)	1	Т	Т	kept	kept	kept	kept	I/O port	I/O port
	2, 3 (EXPE = 1)	=							
	2, 3 (EXPE = 0)	=							
T									

#### Legend:

H: High L: Low

T: High-impedance state

kept: Input ports are in the high-impedance state (when DDR = 0 and PCR = 1, MOS input pull-ups remain on).

Output ports maintain their previous state.

Depending on the pins, the on-chip supporting modules may be initialized and the I/O port function determined by DDR and DR used.

DDR: Data direction register

Note: \* In the case of address output, the last address accessed is retained.

# Appendix E Timing of Transition to and Recovery from Hardware Standby Mode

### **E.1** Timing of Transition to Hardware Standby Mode

(1) To retain RAM contents with the RAME bit set to 1 in SYSCR, drive the RES signal low 10 system clock cycles before the STBY signal goes low, as shown in figure E.1. RES must remain low until STBY signal goes low (minimum delay from STBY low to RES high: 0 ns).




Figure E.1 Timing of Transition to Hardware Standby Mode

(2) To retain RAM contents with the RAME bit cleared to 0 in SYSCR, or when RAM contents do not need to be retained, RES does not have to be driven low as in (1).

## E.2 Timing of Recovery from Hardware Standby Mode

Drive the RES signal low at least 100 ns before STBY goes high to execute a reset.




Figure E.2 Timing of Recovery from Hardware Standby Mode

# Appendix F Product Codes

**Table F.1** Product Codes

Product Typ	oe e	Product Code	Mark Code	Package de (Package Code)		
H8S/2149	F-ZTAT version	HD64F2149YV	64F2149YVFA10	100-pin plastic QFP (FP-100B)		
			64F2149YVTE10	100-pin plastic TQFP (TFP-100B)		
H8S/2169	F-ZTAT version	HD64F2169YV	64F2169YVTE10	144-pin plastic TQFP (TFP-144)		

# Appendix G Package Dimensions

Figures G.1 and G.2 show the package dimensions of the H8S/2149.

Figure G.3 shows the package dimensions of the H8S/2169.




Figure G.1 Package Dimensions (FP-100B)




Figure G.2 Package Dimensions (TFP-100B)




Figure G.3 Package Dimensions (TFP-144)

# Renesas 16-Bit Single-Chip Microcomputer Hardware Manual H8S/2169 F-ZTAT™, H8S/2149 F-ZTAT™

Publication Date: 1st Edition, July 1999

Edited by:

Rev.3.00, January 18, 2006

Published by: Sales Strategic Planning Div. Renesas Technology Corp.

Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.



**RENESAS SALES OFFICES** 

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 205, AZIA Center, No.133 Yincheng Rd (n), Pudong District, Shanghai 200120, China Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852-2265-6888, Fax: <852> 2730-6071

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: -655-6213-0200, Fax: -655-6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82 > (2) 796-3115, Fax: <82 > (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tei: <603> 7955-9390, Fax: <603> 7955-9310

H8S/2169 F-ZTAT™, H8S/2149 F-ZTAT™ Hardware Manual



Renesas Technology Corp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan