## iC-MFP

8-FOLD FAIL-SAFE P-FET DRIVER

Rev A2, Page 1/13

## FEATURES

- 8-fold level shift up to 40 V output voltage
- Inputs compatible with TTL and CMOS levels, 40 V voltage proof
- Voltage swing configurable to $5 \mathrm{~V}, 10 \mathrm{~V}$ or supply voltage
- Short-circuit-proof push-pull current sources for driving FETs slowly
- Safe high output state with single errors
- Ground and supply voltage monitor
- Status output for error and system diagnostics
- Temperature range from -40 to $125^{\circ} \mathrm{C}$
- Protective ESD circuitry


## APPLICATIONS

- Operation of P-FETs from 1.8 V , $2.5 \mathrm{~V}, 3.3 \mathrm{~V}$ or 5 V systems


## PACKAGES

QFN24

## BLOCK DIAGRAM



Rev A2, Page 2/13

## DESCRIPTION

iC-MFP is a monolithically integrated, 8-channel inverting level adjustment device which drives $P$ channel FETs. The internal circuit blocks have been designed in such a way that with single errors, such as open pins (VB, VBR, GND, GNDR) or the shortcircuiting of two outputs, iC-MFP's output stages switch to a predefined, safe high state. Externally connected P-channel FET are thus shut down safely in the event of a single error.

The inputs of the eight channels consist of a Schmitt trigger with a pull-down current source and are compatible with TTL and CMOS levels and are voltageproof up to 40 V . The eight channels have a currentlimited push-pull output stage and a pull-up resistor at the output. The hi-level at one of the inputs EN5, EN10 or ENFS defines the output lo-level VB - 5 V , VB -10 V or GND voltage and enables the outputs. The output lo-level is disabled with the lo-level at all inputs EN5, EN10 and ENFS or with the hi-level at more than one input.
iC-MFP monitors the supply voltage at VB and VBR pin and the voltages at the two ground pins GND and GNDR. Both power supply pins VB and VBR and both pins GND and GNDR must be connected together externally in order to guarantee the safe high state of the output stages in the event of error.

Should the supply voltage at VB undershoot a predefined threshold, the voltage monitor causes the outputs to be actively tied to VB via the highside transistors. If the supply voltage ceases to be applied to VB, the outputs are tied to VBR by pull-up resistors.

If the connection between the ground potential and the GND or GNDR pin is disrupted, the highside transistors are activated.

Pull-down currents provide the safe lo-level at open inputs IN1...8, EN5, EN10 and ENFS. The pulldown currents have two stages in order to minimize power dissipation with enhanced noise immunity.

When two outputs of different logic states are short circuited, the driving capability of the highside driver predominates, keeping the connected P-channel FETs in a safe shutdown state.

The status of the device is indicated with the OpenDrain pin NOK and can be used for system diagnostics.

Temperature monitoring protects the device from too high power dissipation.

The device is protected against destruction by ESD.

Rev A2, Page 3/13

PACKAGES QFN24 $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ to JEDEC

PIN CONFIGURATION QFN24
(top view)


## PIN FUNCTIONS

No. Name Function

| 1 | NOUT1 | Output channel 1 |
| ---: | :--- | :--- |
| 2 | VB | Supply Voltage |
| 3 | VBR | Supply Voltage (R) |
| 4 | EN5 | Enable input lo-level = VB-5V |
| 5 | EN10 | Enable input lo-level = VB-10V |
| 6 | IN1 | Input channel 1 |
| 7 | IN2 | Input channel 2 |
| 8 | IN3 | Input channel 3 |
| 9 | IN4 | Input channel 4 |
| 10 | IN5 | Input channel 5 |
| 11 | IN6 | Input channel 6 |
| 12 | IN7 | Input channel 7 |
| 13 | IN8 | Input channel 8 |
| 14 | NOK | Output inverted status |
| 15 | ENFS | Enable input full scale lo-level = GND |
| 16 | GNDR | Ground (R) |
| 17 | GND | Ground |
| 18 | NOUT8 | Output channel 8 |
| 19 | NOUT7 | Output channel 7 |
| 20 | NOUT6 | Output channel 6 |
| 21 | NOUT5 | Output channel 5 |
| 22 | NOUT4 | Output channel 4 |
| 23 | NOUT3 | Output channel 3 |
| 24 | NOUT2 | Output channel 2 |
|  | TP | Thermal-Pad |

2 VB Supply Voltage
3 VBR Supply Voltage (R)
4 EN5 Enable input lo-level = VB-5V
5 EN10 Enable input lo-level $=\mathrm{VB}-10 \mathrm{~V}$
7 IN2 Input channel 2
8 IN3 Input channel 3
9 IN4 Input channel 4
10 IN5 Input channel 5
IN6 Input channel 6

13 IN8 Input channel 8
14 NOK Output inverted status
15 ENFS Enable input full scale lo-level = GND
GNDR Ground (R)
17 GND Ground
18 NOUT8 Output channel 8
19 NOUT7 Output channel 7
20 NOUT6 Output channel 6
21 NOUT5 Output channel 5
Output channel 4
23 NOUT3 Output channel 3

TP Thermal-Pad

The Thermal Pad is to be connected to a ground plane on the PCB. Connections between GND, GNDR and the ground plane should be conciled to system FMEA aspects.

## iC-MFP

8-FOLD FAIL-SAFE P-FET DRIVER

Rev A2, Page 4/13

## ABSOLUTE MAXIMUM RATINGS

Beyond these values damage may occur; device operation is not guaranteed.

| Item No. | Symbol | Parameter | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G001 | VB, VBR | Supply Voltage |  | -0.3 | 40 | V |
| G002 | V() | Voltage at NOUT1...8, NOK |  | -0.3 | 40 | V |
| G003 | V() | Voltage at IN1...8, EN5, EN10, ENFS |  | -0.3 | 40 | V |
| G004 | V(GNDR) | Voltage at GNDR referenced to GND |  | -0.3 | 0.3 | V |
| G005 | V(GND) | Voltage at GND referenced to GNDR |  | -0.3 | 0.3 | V |
| G006 | V(VBR) | Voltage at VBR referenced to VB |  | -0.3 | 0.3 | V |
| G007 | V(VB) | Voltage at VB referenced to VBR |  | -0.3 | 0.3 | V |
| G008 | $\operatorname{Imx}()$ | Current in NOUT1...8, NOK, IN1...8, EN5, EN10, ENFS |  | -10 | 10 | mA |
| G009 | $\operatorname{lmx}()$ | Current in VB, VBR |  | -10 | 80 | mA |
| G010 | $\operatorname{Imx}()$ | Current in GND, GNDR |  | -80 | 10 | mA |
| G011 | Vd() | ESD susceptibility at all pins | HBM 100 pF discharged through $1.5 \mathrm{k} \Omega$ |  | 2 | kV |
| G012 | Tj | Operating Junction Temperature |  | -40 | 140 | ${ }^{\circ} \mathrm{C}$ |
| G013 | Ts | Storage Temperature Range |  | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |

## THERMAL DATA

Operating Conditions: VB $=\mathrm{VBR}=4.5 \ldots 40 \mathrm{~V}, \mathrm{GND}=\mathrm{GNDR}=0 \mathrm{~V}$

| Item <br> No. | Symbol | Parameter | Conditions | Min. | Typ. |
| :--- | :--- | :--- | :--- | :---: | :---: | Max. | ${ }^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| T01 | Ta |
| T02 | Rthja |

8-FOLD FAIL-SAFE P-FET DRIVER

Rev A2, Page 5/13

## ELECTRICAL CHARACTERISTICS

Operating Conditions: VB $=\mathrm{VBR}=4.5 \ldots 40 \mathrm{~V}, \mathrm{GND}=\mathrm{GNDR}=0 \mathrm{~V}, \mathrm{Tj}=-40 \ldots 125^{\circ} \mathrm{C}$ unless otherwise stated

| Item No. | Symbol | Parameter | Conditions | $\begin{aligned} & \hline \mathrm{Tj} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ | Fig. | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Total Device |  |  |  |  |  |  |  |  |  |
| 001 | VB | Permissible Supply Voltage |  |  |  | 4.5 |  | 40 | V |
| 002 | I(VB) | Supply Current in VB | No load, EN5 = lo, EN10 = lo, ENFS = lo |  |  | 1.2 |  | 3.6 | mA |
| 003 | I(VB) | Supply Current in VB | No load, EN5 = hi, EN10 = lo, ENFS = lo, IN1... $8=\mathrm{hi}$, $\mathrm{VB}=8 . .40 \mathrm{~V}$ |  |  | 3.2 |  | 6.6 | mA |
| 004 | I(VB) | Supply Current in VB | No load, EN5 = lo, EN10 = hi, ENFS $=10, I N 1 \ldots 8=\mathrm{hi}$, $V B=13 \ldots 40 \mathrm{~V}$ |  |  | 3.2 |  | 6.8 | mA |
| 005 | I(VB) | Supply Current in VB | No load, EN5 = lo, EN10 = lo, ENFS $=h i, I N 1 \ldots 8=h i$, $\mathrm{VB}=4.5 \ldots 40 \mathrm{~V}$ |  |  | 1.3 |  | 6.6 | mA |
| 006 | I(VBR) | Supply Current in VBR | No load, all NOUTx = lo |  |  |  | tbd |  | mA |
| 007 | I(GND) | Current in GND | No load |  |  | -7 |  |  | mA |
| 008 | I(GNDR) | Current in GNDR | No load |  |  |  | tbd |  | mA |
| Current Driver NOUT1... 8 |  |  |  |  |  |  |  |  |  |
| 101 | Vc()hi | Clamp Voltage hi | l()$=10 \mathrm{~mA}$ |  |  | 42 |  | 60 | V |
| 102 | Vc() lo | Clamp Voltage lo referenced to the lower voltage of GND, GNDR | l()$=-10 \mathrm{~mA}$ |  |  | -2 |  | -0.4 | V |
| 103 | Vs() hi | Saturation Voltage hi referenced to VB | $\begin{aligned} & \mathrm{Vs}() \mathrm{hi}=\mathrm{VB}-\mathrm{V}() ; \\ & \mathrm{l}()=-0.5 \mathrm{~mA} \\ & \mathrm{I}()=-2 \mathrm{~mA} \end{aligned}$ |  |  |  |  | $\begin{aligned} & 0.2 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| 104 | Vs()lo | Saturation Voltage lo referenced to GND | $\begin{aligned} & \text { ENFS = hi, INx = hi; } \\ & \mathrm{I}()=0.5 \mathrm{~mA} \\ & \mathrm{I}()=2 \mathrm{~mA} \end{aligned}$ |  |  |  |  | $\begin{aligned} & \hline 0.2 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| 105 | Vr() | Output Voltage regulated, no load | $\begin{aligned} & \mathrm{Vr}()=\mathrm{V}()-\mathrm{VB}, \mathrm{EN} 5=\mathrm{hi}, \\ & \mathrm{INx}=\mathrm{hi}, \mathrm{I}()=0 \mathrm{~mA} \end{aligned}$ |  |  | -5.3 | -5 | -4.7 | V |
| 106 | Vr() | Output Voltage regulated, no load | $\begin{aligned} & \mathrm{Vr}()=\mathrm{V}()-\mathrm{VB}, \mathrm{EN} 10=\mathrm{hi}, \\ & \mathrm{INx}=\mathrm{hi}, \mathrm{I}()=0 \mathrm{~mA} \end{aligned}$ |  |  | -10.6 | -10 | -9.4 | V |
| 107 | Ri() | Output Resistance | $\begin{aligned} & \text { EN10 }=\mathrm{hi} \text { or EN5 }=\mathrm{hi}, \mathrm{INx}=\mathrm{hi}, \\ & \mathrm{I}()= \pm 2 \mathrm{~mA} \end{aligned}$ |  |  | 80 |  | 300 | $\Omega$ |
| 108 | $\mathrm{VI}($ NOUTx) | Output Voltage | $\begin{aligned} & \mathrm{I}(\mathrm{NOUTX})=-2 \mu \mathrm{~A}, \\ & \mathrm{VI}()=\mathrm{VBR}-\mathrm{V}(), \mathrm{VB} \text { open } \end{aligned}$ |  |  |  |  | 600 | mV |
| 109 | lpu() | Pull-Up Current | VBR-V(NOUTx) $=1 \mathrm{~V}$, VB open |  |  | -10 |  | -3 | $\mu \mathrm{A}$ |
| 110 | Rpu() | Pull-Up Resistor at NOUTx referenced to VBR | VBR-V $($ NOUTX $)=10 \mathrm{~V}$, VB open |  |  | 140 | 200 | 300 | k $\Omega$ |
| 111 | Rpu() | Pull-Up Resistor at NOUTx referenced to VBR | VBR-V(NOUTX) $=40 \mathrm{~V}$, VB open |  |  | 200 | 400 | 600 | k $\Omega$ |
| 112 | Isc()lo | Short circuit current lo | V()$=0.8 \mathrm{~V}$...VB |  |  | 2 | 3 | 10 | mA |
| 113 | Isc()hi | Short circuit current hi | V()$=0 \ldots \mathrm{VB}-0.8 \mathrm{~V}$ |  |  | -10 | -3.6 | -2 | mA |
| 114 | Vsh() | Output Voltage at short circuit of two outputs | $\mathrm{Vsh}()=\mathrm{V}()-\mathrm{VB} ; \mathrm{EN} 5=\mathrm{hi}$ <br> At two different input signals hi and lo |  |  | -1 |  |  | V |
| 115 | Vsh() | Output Voltage at short circuit of two outputs | $\mathrm{Vsh}()=\mathrm{V}()-\mathrm{VB} ; \mathrm{EN} 10=\text { hi or }$ ENFS = hi <br> At two different input signals hi and lo |  |  | -1.3 |  |  | V |
| 116 | Vt()hi | Threshold Voltage hi monitoring comparator | $\begin{aligned} & \mathrm{Vt}()=\mathrm{Vr}()+\mathrm{VB}-\mathrm{V}() \text { or } \\ & \mathrm{Vt}()=\mathrm{V}() \end{aligned}$ |  |  |  |  | 2.2 | V |
| 117 | Vt() lo | Threshold Voltage lo monitoring comparator | $\begin{aligned} & \mathrm{Vt}()=\mathrm{Vr}()+\mathrm{VB}-\mathrm{V}() \text { or } \\ & \mathrm{Vt}()=\mathrm{V}() \end{aligned}$ |  |  | 0.8 |  |  | V |
| 118 | Vt()hys | Hysteresis | Vt() hys $=\mathrm{Vt}() \mathrm{hi}-\mathrm{Vt}() \mathrm{lo}$ |  |  | 50 |  | 300 | mV |

## iC-MFP

8-FOLD FAIL-SAFE P-FET DRIVER

Rev A2, Page 6/13

## ELECTRICAL CHARACTERISTICS

Operating Conditions: VB $=\mathrm{VBR}=4.5 \ldots 40 \mathrm{~V}, \mathrm{GND}=\mathrm{GNDR}=0 \mathrm{~V}, \mathrm{Tj}=-40 \ldots 125^{\circ} \mathrm{C}$ unless otherwise stated

| Item No. | Symbol | Parameter | Conditions | $\begin{aligned} & \hline \hline \mathrm{Tj} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ | Fig. | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input IN1...8, EN5, EN10, ENFS |  |  |  |  |  |  |  |  |  |
| 201 | Vc() hi | Clamp Voltage hi | 1()$=10 \mathrm{~mA}$ |  |  | 42 |  | 60 | V |
| 202 | Vc ()lo | Clamp Voltage lo referenced to the lower voltage of GND, GNDR | 1()$=-10 \mathrm{~mA}$ |  |  | -2 |  | -0.4 | V |
| 203 | Vt()hi | Threshold Voltage hi |  |  |  | 1.15 |  | 1.4 | V |
| 204 | $\mathrm{Vt}($ ) lo | Threshold Voltage lo |  |  |  | 0.8 |  | 1.05 | V |
| 205 | Vt ()hys | Input Hysteresis | Vt() $\mathrm{hys}=\mathrm{Vt}() \mathrm{hi}-\mathrm{Vt}() \mathrm{lo}$ |  |  | 200 |  | 400 | mV |
| 206 | Ipd1() | Pull-Down Current 1 | $0.4 \mathrm{~V}<\mathrm{V}()<\mathrm{Vt}() \mathrm{hi}$ |  | 5 | 75 | 225 | 350 | $\mu \mathrm{A}$ |
| 207 | Ipd2() | Pull-Down Current 2 | V()$>1.4 \mathrm{~V}$ |  | 5 | 20 | 45 | 70 | $\mu \mathrm{A}$ |
| 208 | Cin() | Input Capacitance |  |  |  |  |  | 20 | pF |
| 209 | 11() | Leakage Current | $\mathrm{VB}, \mathrm{VBR}=0 \mathrm{~V}, \mathrm{~V}()=0 . .40 \mathrm{~V}$ |  |  | -10 |  | 10 | $\mu \mathrm{A}$ |
| Supply and Temperature Monitor |  |  |  |  |  |  |  |  |  |
| 301 | VBon | Turn-On Threshold VB |  |  |  | 3.8 |  | 4.3 | V |
| 302 | VBoff | Turn-Off Threshold VB | Decreasing voltage VB |  |  | 3.4 |  | 4.0 | V |
| 303 | VBhys | Hysteresis | VBhys = VBon - VBoff |  |  | 200 |  |  | mV |
| 304 | Toff | Turn-Off Temperature | Increasing temperature |  |  | 145 | 160 | 180 | ${ }^{\circ} \mathrm{C}$ |
| 305 | Ton | Turn-On temperature | Decreasing temperature |  |  | 130 | 147 | 170 | ${ }^{\circ} \mathrm{C}$ |
| 306 | Thys | Hysteresis | Thys = Toff - Ton |  |  |  | 13 |  | ${ }^{\circ} \mathrm{C}$ |
| Ground Monitor GND, GNDR |  |  |  |  |  |  |  |  |  |
| 401 | $\mathrm{Vt}($ ) hi | Threshold Voltage hi GND Monitor | Referenced to GNDR |  |  |  |  | 270 | mV |
| 402 | $\mathrm{Vt}(\mathrm{l} \mathrm{l}$ | Threshold Voltage hi GND Monitor | Referenced to GNDR |  |  | 50 |  |  | mV |
| 403 | Vt()hys | Hysteresis | Vt() $\mathrm{hys}=\mathrm{Vt}() \mathrm{hi}-\mathrm{Vt}() \mathrm{lo}$ |  |  | 5 |  | 100 | mV |
| 404 | $\mathrm{Vt}($ ) hi | Threshold Voltage hi GNDR Monitor | Referenced to GND |  |  |  |  | 270 | mV |
| 405 | Vt() lo | Threshold Voltage lo GNDR Monitor | Referenced to GND |  |  | 50 |  |  | mV |
| 406 | Vt ()hys | Hysteresis | Vt() $\mathrm{hys}=\mathrm{Vt}($ ) hi $-\mathrm{Vt}($ ) lo |  |  | 10 |  | 100 | mV |
| 407 | Vc()hi | Clamp Voltage GNDR hi referenced to GND | 1()$=1 \mathrm{~mA}$ |  |  | 0.4 |  | 2 | V |
| 408 | Vc() lo | Clamp Voltage GNDR Io referenced to GND | 1()$=-1 \mathrm{~mA}$ |  |  | -2 |  | -0.4 | V |
| Status Output NOK |  |  |  |  |  |  |  |  |  |
| 501 | Vc(NOK)hi | Clamp Voltage hi | 1()$=10 \mathrm{~mA}$ |  |  | 42 |  | 60 | V |
| 502 | Vc(NOK)lo | Clamp Voltage lo referenced to the lower voltage of GND, GNDR | 1()$=-10 \mathrm{~mA}$ |  |  | -2 |  | -0.4 | V |
| 503 | $11($ NOK $)$ | Leakage Current | GND < V $($ NOK ) < VB |  |  | -20 |  | 20 | $\mu \mathrm{A}$ |
| 504 | Vs(NOK)lo | Saturation Voltage lo referenced to GND | $\begin{aligned} & \mathrm{l}()=0.5 \mathrm{~mA} \\ & \mathrm{l}()=2 \mathrm{~mA} \end{aligned}$ |  |  |  |  | $\begin{aligned} & 0.2 \\ & 0.8 \end{aligned}$ | V |
| 505 | Isc(NOK)lo | Short circuit current lo | V()$=0.8 \mathrm{~V}$...VB |  |  | 2 | 3 | 10 | mA |
| Supply Monitor VB, VBR |  |  |  |  |  |  |  |  |  |
| 601 | Vt(VB)hi | Threshold Voltage hi VB Monitor | Referenced to VBR |  |  |  |  | 270 | mV |
| 602 | $\mathrm{Vt}(\mathrm{VB}) \mathrm{lo}$ | Threshold Voltage lo VB Monitor | Referenced to VBR |  |  | 50 |  |  | mV |
| 603 | Vt(VB)hys | Hysteresis | Vt()hys $=\mathrm{Vt}($ ) $\mathrm{hi}-\mathrm{Vt}() \mathrm{lo}$ |  |  | 5 |  | 100 | mV |
| 604 | Vt(VBR)hi | Threshold Voltage hi VBR Monitor | Referenced to VB |  |  |  |  | 270 | mV |
| 605 | Vt(VBR)lo | Threshold Voltage lo VBR Monitor | Referenced to VB |  |  | 50 |  |  |  |
| 606 | Vt(VBR)hys | Hysteresis | Vt() $\mathrm{hys}=\mathrm{Vt}() \mathrm{hi}-\mathrm{Vt}() \mathrm{lo}$ |  |  | 5 |  | 100 | mV |
| 607 | $\mathrm{Vc}(\mathrm{VBR}) \mathrm{hi}$ | Clamp Voltage hi | l()$=1 \mathrm{~mA}, \mathrm{Vc}()=\mathrm{V}(\mathrm{VBR})-\mathrm{V}(\mathrm{VB})$ |  |  | 0.4 |  | 2 | V |
| 608 | $\mathrm{Vc}(\mathrm{VBR}) \mathrm{lo}$ | Clamp Voltage Io | $\begin{aligned} & \mathrm{I}()=-1 \mathrm{~mA}, \mathrm{Vc}()=\mathrm{V}(\mathrm{VBR})- \\ & \mathrm{V}(\mathrm{VB}) \end{aligned}$ |  |  | -2 |  | -0.4 |  |

## iC-MFP

8-FOLD FAIL-SAFE P-FET DRIVER

Rev A2, Page 7/13

## ELECTRICAL CHARACTERISTICS

Operating Conditions: VB $=\mathrm{VBR}=4.5 \ldots 40 \mathrm{~V}, \mathrm{GND}=\mathrm{GNDR}=0 \mathrm{~V}, \mathrm{Tj}=-40 \ldots 125^{\circ} \mathrm{C}$ unless otherwise stated

| Item No. | Symbol | Parameter | Conditions | $\begin{aligned} & \mathrm{Tj} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ | Fig. | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Testmode EN5, EN10, ENFS |  |  |  |  |  |  |  |  |  |
| 701 | Vt() hi | Threshold Voltage hi disable test | EN5 = EN10 = ENFS |  |  |  |  | -60 | mV |
| 702 | $\mathrm{Vt}($ ) lo | Threshold Voltage lo enable test | EN5 = EN10 = ENFS |  |  | -320 |  |  | mV |
| 703 | $\mathrm{Vt}($ )hys | Hysteresis | Vt() $\mathrm{hys}=\mathrm{Vt}() \mathrm{hi}-\mathrm{Vt}() \mathrm{lo}$ |  |  | 50 |  | 160 | mV |
| Regulator lo-level |  |  |  |  |  |  |  |  |  |
| 801 | Vt (VB) hi | Threshold Voltage hi enable regulator | EN5 = hi |  |  | 5.5 |  | 6.2 | V |
| 802 | Vt(VB)lo | Threshold Voltage lo disable regulator | EN5 = hi |  |  | 5.3 |  | 6 | V |
| 803 | Vt()hys | Hysteresis | Vt() hys $=\mathrm{Vt}() \mathrm{hi}-\mathrm{Vt}() \mathrm{lo}$ |  |  | 100 |  | 300 | mV |
| 804 | Vt (VB) hi | Threshold Voltage hi enable regulator | EN10 = hi |  |  | 10.6 |  | 11.7 | V |
| 805 | Vt(VB)lo | Threshold Voltage lo disable regulator | EN10 = hi |  |  | 10.3 |  | 11.3 | V |
| 806 | $\mathrm{Vt}($ )hys | Hysteresis | Vt() $\mathrm{hys}=\mathrm{Vt}() \mathrm{hi}-\mathrm{Vt}() \mathrm{lo}$ |  |  | 200 |  | 600 | mV |
| Timing |  |  |  |  |  |  |  |  |  |
| 901 | tp(NOUTx) | Propagation delay INx, EN5 $\rightarrow$ NOUTx | $(\{I N$, EN5\}lo $\rightarrow$ hi) $\rightarrow 10 \%$ NOUT (\{IN, EN5\}hi $\rightarrow \mathrm{lo}$ ) $\rightarrow 90$ \%NOUT CLoad() $=100 \mathrm{pF}$ |  | 1 | 0.45 |  | 1.1 | $\mu \mathrm{s}$ |
| 902 | tp(NOUTx) | Propagation delay INx, EN5 $\rightarrow$ NOUTx | $\begin{aligned} & (\{I N, \text { EN5\}lo } \rightarrow \text { hi }) \rightarrow 10 \% \text { NOUT } \\ & (\{I N, \text { EN5\}hi } \rightarrow \mathrm{lo}) \rightarrow 90 \% \text { NOUT } \\ & \text { CLoad }()=1 \mathrm{nF} \end{aligned}$ |  | 1 | 1.3 |  | 2.4 | $\mu \mathrm{s}$ |
| 903 | tp(NOUTx) | Propagation delay INx, EN5 $\rightarrow$ NOUTx | (\{IN, EN5\}lo $\rightarrow$ hi) $\rightarrow 10 \%$ NOUT $(\{I N, ~ E N 5\} h i \rightarrow \mathrm{lo}) \rightarrow 90 \% N O U T$ CLoad() $=2 \mathrm{nF}$ |  | 1 | 2.2 |  | 3.7 | $\mu \mathrm{s}$ |
| 904 | tp(NOUTx) | Propagation delay INx, EN5 $\rightarrow$ NOUTx | (\{IN, EN5\}lo $\rightarrow$ hi) $\rightarrow 10 \%$ NOUT $(\{I N, ~ E N 5\} h i \rightarrow \mathrm{lo}) \rightarrow 90 \% N O U T$ CLoad() $=5 \mathrm{nF}$ |  | 1 | 5 |  | 8.1 | $\mu \mathrm{s}$ |
| 905 | tp(NOUTx) | Propagation delay INx, EN10 $\rightarrow$ NOUTx | (\{IN, EN10\}lo $\rightarrow$ hi) $\rightarrow 10 \%$ NOUT $(\{$ IN, EN10\}hi $\rightarrow \mathrm{lo}) \rightarrow 90 \% N O U T$ CLoad() $=100 \mathrm{pF}$ |  | 1 | 0.7 |  | 1.6 | $\mu \mathrm{s}$ |
| 906 | tp(NOUTx) | Propagation delay INx, EN10 $\rightarrow$ NOUTx | (\{IN, EN10\}lo $\rightarrow$ hi) $\rightarrow 10 \%$ NOUT $(\{I N, E N 10\} h i \rightarrow l o) \rightarrow 90 \% N O U T$ CLoad() $=1 \mathrm{nF}$ |  | 1 | 2.3 |  | 4.1 | $\mu \mathrm{s}$ |
| 907 | tp(NOUTx) | Propagation delay INx, EN10 $\rightarrow$ NOUTx | (\{IN, EN10\}lo $\rightarrow$ hi) $\rightarrow 10 \%$ NOUT $(\{I N, E N 10\} h i \rightarrow l o) \rightarrow 90 \% N O U T$ CLoad() $=2 \mathrm{nF}$ |  | 1 | 3.9 |  | 7.1 | $\mu \mathrm{s}$ |
| 908 | tp(NOUTx) | Propagation delay INx, EN10 $\rightarrow$ NOUTx | (\{IN, EN10\}lo $\rightarrow$ hi) $\rightarrow 10 \%$ NOUT $(\{I N, E N 10\} h i \rightarrow l o) \rightarrow 90 \% N O U T$ CLoad() $=5 \mathrm{nF}$ |  | 1 | 9 |  | 16 | $\mu \mathrm{s}$ |
| 909 | tp(NOUTx) | Propagation delay INx, ENFS $\rightarrow$ NOUTx | (\{IN, ENFS\}lo $\rightarrow$ hi) $\rightarrow 10 \%$ NOUT (\{IN, ENFS\}hi $\rightarrow \mathrm{lo}$ ) $\rightarrow 90$ \%NOUT CLoad() $=100 \mathrm{pF}$ |  | 1 | 1.4 |  | 3.1 | $\mu \mathrm{s}$ |
| 910 | tp(NOUTx) | Propagation delay INx, ENFS $\rightarrow$ NOUTx | (\{IN, ENFS\}lo $\rightarrow$ hi) $\rightarrow 10 \%$ NOUT (\{IN, ENFS\}hi $\rightarrow$ lo $) \rightarrow 90 \% N O U T$ CLoad() $=1 \mathrm{nF}$ |  | 1 | 5.2 |  | 9.8 | $\mu \mathrm{s}$ |
| 911 | tp(NOUTx) | Propagation delay INx, ENFS $\rightarrow$ NOUTx | (\{IN, ENFS\}lo $\rightarrow$ hi) $\rightarrow 10 \%$ NOUT (\{IN, ENFS\}hi $\rightarrow \mathrm{lo}$ ) $\rightarrow 90$ \%NOUT CLoad() $=2 \mathrm{nF}$ |  | 1 | 9.2 |  | 16.7 | $\mu \mathrm{s}$ |
| 912 | tp(NOUTx) | Propagation delay INx, ENFS $\rightarrow$ NOUTx | (\{IN, ENFS\}lo $\rightarrow$ hi) $\rightarrow 10$ \%NOUT (\{IN, ENFS\}hi $\rightarrow \mathrm{lo}$ ) $\rightarrow 90$ \%NOUT CLoad() $=5 \mathrm{nF}$ |  | 1 | 20 |  | 35 | $\mu \mathrm{s}$ |
| 913 | dV()$/ \mathrm{dt}$ | Slew rate | $\mathrm{VB}=24 \mathrm{~V}, \mathrm{CLoad}()=100 \mathrm{pF}$ |  |  | 7 |  | 18 | V/ $\mu \mathrm{s}$ |
| 914 | dV()$/ \mathrm{dt}$ | Slew rate | $\mathrm{VB}=24 \mathrm{~V}, \mathrm{CLoad}()=1 \mathrm{nF}$ |  |  | 2.2 |  | 4.5 | V/ $\mu \mathrm{s}$ |
| 915 | dV()$/ \mathrm{dt}$ | Slew rate | $\mathrm{VB}=24 \mathrm{~V}$, CLoad() $=2 \mathrm{nF}$ |  |  | 1.2 |  | 2.5 | $\mathrm{V} / \mu \mathrm{s}$ |
| 916 | dV()$/ \mathrm{dt}$ | Slew rate | $\mathrm{VB}=24 \mathrm{~V}, \mathrm{CLoad}()=5 \mathrm{nF}$ |  |  | 0.5 |  | 1.2 | $\mathrm{V} / \mu \mathrm{s}$ |

Rev A2, Page 8/13

## ELECTRICAL CHARACTERISTICS: Diagrams



Figure 1: Propagation delays

## DESCRIPTION OF FUNCTIONS

## Lo-level output configuration

The device iC-MFP has three adjustable lo-levels for driving P-channel fets. The configured lo-level is common to all outputs NOUTx and the minimum level is GND potential. The lo-level configuration inputs are used simultaneous for enabling the lo-level at the outputs NOUTx. The hi-level at exactly one input EN5, EN10 or ENFS configure the voltage of lo-level and enable the outputs. If more than one of these inputs have hi-level the outputs remains disabled. The lo-level VB -5 V (configured with EN5 $=$ hi) and $\mathrm{VB}-10 \mathrm{~V}$ (configured with EN10 $=$ hi) are internally generated by a voltage reference and regulated. The lo-level GND (configured with ENFS = hi) is an unregulated connection to GND. In this case the voltage swing depends directly from the power supply VB.

## Output characteristics of the highside transistor

 The highside output transistors at the eight channels demonstrate a resistive behavior with low voltage (VB - V(NOUTx)) and behave as a current source with finite output resistance with higher voltages.

Figure 2: Output characteristic of the highside transistor at NOUTx


Figure 3: Output characteristic of the regulated push-pull-output at NOUTx

## Output characteristic of the lowside transistor

The lowside output transistors at the eight channels demonstrate a resistive behavior with low voltage V (NOUTx) and behave as a current sink with finite output resistance with higher voltages.


Figure 4: Output characteristic of the lowside transistor at NOUTx

## Status output NOK

The status output NOK is a current limited 40 V proof open-drain output. The output transistor is switched on if the lo-level of the outputs NOUTx are enabled with exactly one pin ENx, the outputs have reached the voltage levels defined by the inputs INx , the power supply voltage is above the power-on threshold, the temperature is below the switch off temperature and all power supply pins are connected.

## Output characteristic of the regulated push-pulloutput at NOUTx

The lo-level VB-5V and VB-10 V is generated with a regulatetd push-pull output and demonstrate a resistive behavior with low voltage changes and behave as a current source with finite output resistance with higher voltage changes.

## iC-MFP

8-FOLD FAIL-SAFE P-FET DRIVER

Rev A2, Page 10/13

## Pull-down currents

In order to enhance noise immunity with limited power dissipation at inputs INx, EN5, EN10 und ENFS the pull-down currents at these pins have two stages. With a rise in voltage at input pins INx, EN5, EN10 und ENFS the pull-down current remains high until Vt()hi (Electrical Characteristics No. 203); above this threshold the device switches to a lower pull-down current. If the voltage falls below $\mathrm{Vt}($ ) lo (Electrical Characteristics No. 204), the device switches back to a higher pull-down current.


Figure 5: Pull-down currents at INx, EN5, EN10 and ENFS

## DETECTING SINGLE ERRORS

If single errors are detected, safety-relevant applications require externally connected switching transistors to be specifically shut down. Single errors can occur when a pin is open (due to a disconnected bonding wire or a bad solder connection, for example) or when two pins are short-circuited.

When two output of different logic levels are shortcircuited, the driving capability of the highside driver will predominate, keeping the connected P-channel FETs in a safe shutdown state.

With open pins VB, VBR, GND or GNDR iC-MFP switches the output stages to a safe, predefined high state via pull-up resistors and current sources at the outputs, subsequently shutting down any externally connected P-channel FETs.

## Loss of VBR potential

If power supply potential is no longer applied to the VBR-pin, the output stage lowside drivers are shut down and the outputs actively tied to VB via the highside drivers.

## Loss of GND potential

If ground potential is no longer applied to the GND-pin, the output stage lowside drivers are shut down and the outputs actively tied to VB via the highside drivers.

## Loss of GNDR potential

If ground potential is no longer applied to the GNDRpin, the output stage lowside drivers are shut down and the outputs actively tied to VB via the highside drivers.


Figure 6: Output characeristics at NOUTx with loss of VBR, GND or GNDR

## Loss of VB potential

If power supply potential is not longer applied to VB, the output stages are shut down and the outputs tied to VBR via internal pull-up resistors with a typical value of $200 \mathrm{k} \Omega$.


Figure 7: Output characeristics at NOUTx with loss of VB

## iC-MFP

8-FOLD FAIL-SAFE P-FET DRIVER

## (10) Hous

Rev A2, Page 11/13

## APPLICATION NOTES

## Driving an P-channel MOSFET

One typical field of application for iC-MFP is in the operation of P-FETs with microprocessor output signals, as shown in Figure 8.


Figure 8: Driving an P-channel MOSFET

Slowly switching of a transistor is done with a current limited driver. Figure 9 shows the different phases of a turn on process with resitive load. In Section t0 to t 1 the gate of the transistors is loaded to the threshold voltage V th(FET) and is a dead time. In section t1 to t2 the gate voltage keeps nearly constant (millerplateau) during the drain voltage slope. The slew rate is depending on the current of the driver and the gatedrain capacitor of the transistor. In section t2 to t3 the gate voltage reach the static value. The transistor thus goes low ohmic and minimizes the power dissipation. The equations 1 to 4 are simplified and give an estimation of the timing on the basis of data from the specifications of the device iC-MFP and the used transistor. The turn off looks similar to the turn on but with reverse run trough.


Figure 9: On switching of a transistor

$$
\begin{equation*}
t_{t 0 . . t 1}[\mu s]=C_{i s s} @\left(V_{d s}=h i\right) \times \frac{V_{t h}(F E T)}{-\operatorname{Isc}(N O U T x) l o} \tag{1}
\end{equation*}
$$

$$
\begin{equation*}
t_{t 1 . . t 2}[\mu s]=C_{r s s} @\left(V_{d s}=h i\right) \times \frac{V B}{-\operatorname{Isc}(N O U T x) l o} \tag{2}
\end{equation*}
$$

$$
\begin{equation*}
t_{t 2 . . t 3}[\mu s]=C_{\mathrm{iss}} @\left(V_{d s}=l o\right) \times \frac{V r(N O U T x)-V_{t h}(F E T)}{-\operatorname{Isc}(N O U T x) l o} \tag{3}
\end{equation*}
$$

$$
\begin{equation*}
t_{o n}=t_{t 0 . . t 1}+t_{t 1 . . t 2}+t_{t 2 . . t 3} \tag{4}
\end{equation*}
$$

$C_{\text {iss }}=C_{g s}+C_{g d}=$ voltage dependent gate-source and gate-drain capacitor [ nF ]
$C_{\text {rss }}=C_{g d}=$ voltage dependent gate-drain capacitor [ nF ]
Isc(NOUTx)lo = short circuit current lo at NOUTx [mA]
$t_{t 0 . . t 1}=$ dead time $[\mu \mathrm{s}]$
$t_{t 1 . . t 2}=$ slope time at drain (Miller-Plateau) [ $\left.\mu \mathrm{s}\right]$
$t_{t 2 . . t 3}=$ time to reach static gate voltage $[\mu \mathrm{s}]$
$t_{o n}=$ overall turn on time [ $\mu \mathrm{s}$ ]
$V B=$ power supply VB [V]
$\operatorname{Vr}($ NOUTx $)=$ configured static turn on voltage at NOUTx [V]
$V_{t h}(F E T)=$ threshold of the transistor [V]

Rev A2, Page 12/13

## Example

Turn on calculation with following estimations:
$C_{\text {iss }} @\left(V_{d s}=-24 V\right)=1.5 \mathrm{nF}$
$C_{i s s} @\left(V_{d s}=-1 V\right)=3 \mathrm{nF}$
$C_{r s s} @\left(V_{d s}=-24 V\right)=0.3 \mathrm{nF}$
Isc(NOUTx) $l o=4 \mathrm{~mA}$
$V B=24 \mathrm{~V}$
$\operatorname{Vr}($ NOUTx $)=-10 \mathrm{~V}$
$V_{t h}(F E T)=-3 \mathrm{~V}$
From this follows:
$t_{t 0 . . t 1}=1.13 \mu \mathrm{~s}$
$t_{t 1 . . t 2}=1.8 \mu \mathrm{~s}$
$t_{t 2 . . t 3}=5.25 \mu \mathrm{~s}$
$t_{o n}=8.18 \mu \mathrm{~s}$
The slew rate at the drain of transistor is: $13.3 \mathrm{~V} / \mu \mathrm{s}$

Figure 10 shows the turn on and off at one channel with pin INx. The pulse duration at pin NOK, especially at turn on, can be used for monitoring the connected transistor and the load.


Figure 10: Turn on and off one channel with INx


Figure 11: Circuit diagram one channel with monitoring comparator

[^0]
## ORDERING INFORMATION

| Type | Package | Order Designation |
| :--- | :--- | :--- |
| iC-MFP | QFN24 4 mm | iC-MFP QFN24 |

For technical support, information about prices and terms of delivery please contact:

## iC-Haus GmbH Am Kuemmerling 18 D-55294 Bodenheim GERMANY

Appointed local distributors: http://www.ichaus.de/support_distributors.php


[^0]:    This specification is for a newly developed product. iC-Haus therefore reserves the right to change or update, without notice, any information contained herein, design and specification; and to discontinue or limit production or distribution of any product versions. Please contact iC-Haus to ascertain the current data.
    Copying - even as an excerpt - is only permitted with iC-Haus approval in writing and precise reference to source.
    iC-Haus does not warrant the accuracy, completeness or timeliness of the specification on this site and does not assume liability for any errors or omissions in the materials. The data specified is intended solely for the purpose of product description. No representations or warranties, either express or implied, of merchantability, fitness for a particular purpose or of any other nature are made hereunder with respect to information/specification or the products to which information refers and no guarantee with respect to compliance to the intended use is given. In particular, this also applies to the stated possible applications or areas of applications of the product.
    iC-Haus conveys no patent, copyright, mask work right or other trade mark right to this product. iC-Haus assumes no liability for any patent and/or other trade mark rights of a third party resulting from processing or handling of the product and/or any other use of the product.

