SDRAM

512K x 16Bit x 2Banks Synchronous DRAM

FEATURES

- JEDEC standard 2.5V power supply
- LVTTL compatible with multiplexed address
- Dual banks operation
- MRS cycle with address key programs
 - CAS Latency (2 & 3)
 - Burst Length (1, 2, 4, 8 & full page)
 - Burst Type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Burst Read Single-bit Write operation
- DQM for masking
- Auto & self refresh
- 32ms refresh period (2K cycle)

GENERAL DESCRIPTION

The M12S16161A is 16,777,216 bits synchronous high data rate Dynamic RAM organized as 2 x 524,288 words by 16 bits, fabricated with high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION

Part NO.	MAX Freq.	PACKAGE	COMMENTS
M12S16161A-7TG	143MHz	50 TSOP(II)	Pb-free
M12S16161A-7BG	143MHz	VFBGA	Pb-free

PIN CONFIGURATION (TOP VIEW)


				1	
VDD		1	50	☐ Vss	
DQ0	П	2	49	DQ15	
DQ1		3	48	DQ14	
Vssq		4	47	Vssq	
DQ2		5	46	☐ DQ13	
DQ3		6	45	DQ12	
VDDQ		7	44	VDDQ	
DQ4		8	43	☐ DQ11	
DQ5		9	42	☐ DQ10	
Vssq		10	41	☐ Vssq	
DQ6		11	40	DQ9	
DQ7		12	39	DQ8	
VDDQ		13	38	☐ VDDQ	
LDQM		14	37	□ N.C/RFU	
\overline{WE}		15	36	☐ UDQM	
CAS		16	35	□ CLK	
RAS		17	34	☐ CKE	
CS		18	33	□ N.C	
BA		19	32	□ A9	
A10/AP		20	31	□ A8	
A0		21	30	☐ A7	
A1		22	29	□ A6	
A2		23	28	☐ A5	
A3		24	27	☐ A4	50PIN TSOP(II)
VDD		25	26	☐ Vss	(400mil x 825mil) (0.8 mm PIN PITCH)
				T	(U.O IIIIII FIIN PITCH)

DQ15 DQ0 VDD vss (DQ14 DQ1 DQ13 VDDQ DQ2 (DQ12) (DQ11 DQ4 DQ3 D (DQ10 vssq DQ9 VDDQ DQ6 NC DQ8 NC DQ7 G NC NC NC WE NC (LDQM) RAS NC (CAS CKE NC cs

60 Ball VFBGA (6.4x10.1mm) (0.65mm ball pitch)

Publication Date: May. 2007 Revision: 1.1 1/29

FUNCTIONAL BLOCK DIAGRAM



PIN FUNCTION DESCRIPTION

Pin	Name	Input Function				
CLK	System Clock	Active on the positive going edge to sample all inputs.				
cs	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and L(U)DQM.				
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.				
A0 ~ A10/AP	Address	Row / column addresses are multiplexed on the same pins. Row address: RA0 ~ RA10, column address: CA0 ~ CA7				
ВА	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.				
RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with $\overline{\text{RAS}}$ low. Enables row access & precharge.				
CAS	Column Address Strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.				
WE	Write Enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.				
L(U)DQM	Data Input / Output Mask	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when L(U)DQM active.				

Publication Date: May. 2007 Revision: 1.1 **2/29**

Elite Semiconductor Memory Technology Inc.

DQ0 ~ 15	Data Input / Output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power Supply/Ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data Output Power/Ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No Connection/ Reserved for Future Use	This pin is recommended to be left No Connection on the device.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN,VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd,Vddq	-1.0 ~ 4.6	V
Storage temperature	Тѕтс	-55 ~ + 150	°C
Power dissipation	Po	0.7	W
Short circuit current	los	50	MA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, $T_A=0$ to 70 °C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd,Vddq	2.375	2.5	2.625	V	
Input logic high voltage	Vih	0.8xVDD	-	VDD+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.3	V	2
Output logic high voltage	Vон	V _{DD} -0.2	-	-	V	Iон = -0.1mA
Output logic low voltage	Vol	-	-	0.2	V	IoL = -0.1mA
Input leakage current	lıL	-10	-	10	uA	3
Output leakage current	lol	-10	-	10	uA	4

Note: 1.Vih (max) = 4.6V AC for pulse width \leq 10ns acceptable.

 $2.V_{IL}$ (min) = -1.5V AC for pulse width \leq 10ns acceptable.

3.Any input $0V \le V_{IN} \le V_{DD} + 0.3V$, all other pins are not under test = 0V.

4. Dout is disabled, $0V \leq V_{OUT} \leq VDD$.

CAPACITANCE (VDD = 2.5V, TA = $25 \,^{\circ}$ C , f = 1MHz)

Pin	Symbol	Min	Max	Unit
CLOCK	Cclk	2.5	4.0	pF
RAS, CAS, WE, CS, CKE, LDQM, UDQM	Сім	2.5	5.0	pF
ADDRESS	CADD	2.5	5.0	pF
DQ0 ~DQ15	Соит	4.0	6.5	pF

Publication Date: May. 2007 Revision: 1.1 3/29

DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, $T_A = 0$ to 70 $^{\circ}$ C

Parameter	Cumbal	Test Condition	CAS	Version		
Parameter	Symbol	rest Condition	Latency	-7	Unit	Note
Operating Current (One Bank Active)	Icc1	Burst Length = 1 trc≥ trc (min), tcc≥ tcc (min), loL= 0	mA	100	mA	1
Precharge Standby					mA	
Current in power-down mode	ICC2PS	CKE ≤ V _{IL} (max), CLK ≤ V _{IL} (max), tcc =	∞	2		
Precharge Standby Current in non	ICC2N	CKE \geq V _{IH} (min), $\overline{\text{CS}} \geq$ V _{IH} (min), tcc =1 Input signals are changed one time du		25	mA	
power-down mode	Icc2NS	CKE ≥ V _{IH} (min), CLK ≤ V _{IL} (max), tcc = Input signals are stable	∞	10	mA mA	
Active Standby Current	Іссзр	CKE ≤ Vı∟(max), tcc =15ns		10	mA	
in power-down mode	Icc3PS	CKE \leq VIL(max), CLK \leq VIL(max), to	:c = ∞	10	mA	
Active Standby Current in non power-down	Іссзи	CKE \geq V _{IH} (min), $\overline{\text{CS}} \geq$ V _{IH} (min), tcc=Input signals are changed one time du		25	mA	
mode (One Bank Active)	Іссзиѕ	CKE ≥ V _{IH} (min), CLK ≤ V _{IL} (max), tcc= Input signals are stable	2 mA 3 mA 3 mA 4 mA 4 mA 5 mA 6 during 30ns 6 mA 7 mA 7 mA 8 during 30ns 7 mA 8 during 30ns 9 mA 10 mA			
Operating Current	Icc4	IoL= 0Ma, Page Burst All Band Activated, tccp = tccp (min)	3	120	mA	1
(Burst Mode)	1004	All Band Activated, teeb = teeb (min)	2	120	mA mA mA mA	
Refresh Current	Icc5	t _{RC} ≥ t _{RC} (min) 120			mA	2
Self Refresh Current	Icc6	CKE≤0.2V		1	mA	


Note: 1.Measured with outputs open. Addresses are changed only one time during tcc(min).

Publication Date: May. 2007 Revision: 1.1 4/29

^{2.}Refresh period is 32ms. Addresses are changed only one time during tcc(min).

AC OPERATING TEST CONDITIONS (VDD=2.375~2.625V,TA= 0 to 70 °C)

Parameter	Value	Unit
Input levels (Vih/Vil)	2.4 / 0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr / tf = 1 / 1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig.2	



OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Cymbal	Version	Unit	Note	
Parameter	Symbol	-7	Unit	NOTE	
Row active to row active delay	trrd(min)	14	ns	1	
RAS to CAS delay	trcd(min)	20	ns	1	
Row precharge time	trp(min)	20	ns	1	
Row active time	tras(min)	42	ns	1	
Row active time	tras(max)	100	us		
Row cycle time	trc(min)	63	ns	1	
Last data in to new col. Address delay	tcpL(min)	1	CLK	2	
Last data in to row precharge	trdl(min)	2	CLK	2	
Last data in to burst stop	t _{BDL} (min)	1	CLK	2	
Col. Address to col. Address delay	tccp(min)	1	CLK	3	
Number of valid output data	CAS latency=3	2	ea	4	
Number of valid output data	CAS latency=2	1	ea	4	

Note: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.

 The earliest a precharge command can be issued after a Read command without the loss of data is CL+BL-2 clocks.

Publication Date: May. 2007 Revision: 1.1 5/29

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		0				
Para	meter	Symbol	Min	Max	ns ns ns ns ns ns ns	Note
CLK cycle time	CAS Latency =3	too	7	1000		
OLIV Cycle time	CAS Latency =2	tcc	8.6	1000	ns	1
CLK to valid	CAS Latency =3	toro	-	6	ns	1
output delay	CAS Latency =2	tsac	-	6		1
Output data hold ti	me	tон	2		ns	2
CLK high pulse width		tсн	2.5		ns	3
CLK low pulse wid	th	tcL	2.5		ns	3
Input setup time		tss	2		ns	3
Input hold time	put hold time		1		ns	3
CLK to output in Low-Z		tsLz	1		ns	2
CLK to output in	CAS Latency =3	ta	-	6		
Hi-Z	CAS latency =2	tsHZ	-	6	ns	

^{*}All AC parameters are measured from half to half.

Note: 1. Parameters depend on programmed CAS latency.

- 2.If clock rising time is longer than 1ns,(tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf)=1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered, i.e., [(tr+ tf)/2-1]ns should be added to the parameter.

Publication Date: May. 2007 Revision: 1.1 6/29

FREQUENCY vs. AC PARAMENTER RELATIONSHIP TABLE

M12S16161A-7T(G) (Unit: number of clock)

` '							•		•
Fraguenav	CAS	trc	tras	t RP	trrd	trcd	tccd	tcdl	trdl
Frequency	Latency	63ns	42ns	20ns	14ns	20ns	7ns	7ns	14ns
143MHz(7.0ns)	3	9	6	3	2	3	1	1	2
125MHz(8.0ns)	3	8	6	3	2	3	1	1	2
111MHz(9.0ns)	2	7	5	3	2	3	1	1	2
100MHz(10.0ns)	2	7	5	2	2	2	1	1	2
83MHz(12.0ns)	2	6	4	2	2	2	1	1	2

Note : 1. $tRDL \ge 16.7$ ns is recommended for M12S16161A.


Publication Date: May. 2007 Revision: 1.1 **7/29**

Mode Register JEDEC Standard Test Set (refresh counter test) LTMODE WT BL Burst Read and Single Write (for Write Χ Х Through Cache) Use in future Vender Specific Χ Χ Х v =Valid **LTMODE** BL Mode Register Set x =Don't care Bit2-0 WT=0 WT=1 Burst length R R R R R R R Full page Sequential Wrap type Interleave

	Bits6-4	CAS Latency
	000	R
	001	R
Latency mode	010	2
Laterity mode	011	3
	100	R
	101	R
	110	R
	111	R
	•	Daniel D. Daniel

Mode Register Write Timing

Remark R: Reserved



Publication Date: May. 2007 Revision: 1.1 8/29

Burst Length and Sequence

(Burst of Two)

Starting Address (column address A0 binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)		
0	0,1	0,1		
1	1,0	1,0		

(Burst of Four)

Starting Address (column address A1-A0, binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
00	0,1,2,3	0,1,2,3
01	1,2,3,0	1,0,3,2
10	2,3,0,1	2,3,0,1
11	3,0,1,2	3,2,1,0

(Burst of Eight)

Otantin v. A. dalan a	0	lated and Address in a
Starting Address	Sequential Addressing	Interleave Addressing
(column address A2-A0, binary)	Sequence (decimal)	Sequence (decimal)
000	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7
001	1,2,3,4,5,6,7,0	1,0,3,2,5,4,7,6
010	2,3,4,5,6,7,0,1	2,3,0,1,6,7,4,5
011	3,4,5,6,7,0,1,2	3,2,1,0,7,6,5,4
100	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3
101	5,6,7,0,1,2,3,4	5,4,7,6,1,0,3,2
110	6,7,0,1,2,3,4,5	6,7,4,5,2,3,0,1
111	7,0,1,2,3,4,5,6	7,6,5,4,3,2,1,0

Full page burst is an extension of the above tables of Sequential Addressing, with the length being 256 for 1Mx16 divice.

POWER UP SEQUENCE

- 1. Apply power and start clock, attempt to maintain CKE= "H", L(U)DQM = "H" and the other pin are NOP condition at the inputs.
- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3.Issue precharge commands for all banks of the devices.
- 4.Issue 2 or more auto-refresh commands.
- 5.Issue mode register set command to initialize the mode register.
- Cf.)Sequence of 4 & 5 is regardless of the order.

Publication Date: May. 2007 Revision: 1.1 9/29

SIMPLIFIED TRUTH TABLE

COMMAND			CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	ВА	A10/AP	A9~A0	Note
Register	Mode Registe	r Set	Н	Х	L	L	L	L	Х	X OP CODE		1,2	
Refresh	Auto Refresh Entry		Н	H L	L	L	L	Н	Х		Х		3
Nellesii	Self Refresh	Exit	L	Н	L H	H X	H X	H X	Х		Х		3
Bank Active & Rov	v Addr.		Н	Х	L	L	Н	Н	Х	V	Row A	ddress	
Read &	Auto Precharg	ge Disable	Н	Х	L	Н	H L	L H	Х	٧	V L Column Address	4	
Column Address	Auto Precharg	ge Enable										(A0~A7)	4,5
Write & Column	Auto Precharge Disable Auto Precharge Enable		Н	х	L	Н	L	L	х	V	L	Column	4
Address											Τ	Address (A0~A7) 4,5	4,5
Burst Stop			Н	Х	L	Н	Н	L	Х		Х		6
Precharge	Bank Selection Both Banks	n	Н	Х	L	L	Н	L	Χ	V X	Τ	Х	4
Clock Suppond or		Entry	Н	-	Η	Χ	Χ	Χ	~				
Clock Suspend or Active Power Dow		,	П	L	L	V	V	V	X		Χ	Χ	
Active I owel Dow	/11	Exit	L	Н	Χ	Χ	Х	Χ	Х				
		Entry	Н	L	Н	Χ	Χ	Χ	×				
Precharge Power	Precharge Power Down Mode		!!		L	Н	Н	Н	^		Х		
Exit		L	Н	<u>H</u>	X V	X V	X	_ x	^				
DQM			Н			X	_ v	V	V		Х		7
	- 1		Н	.,	Н	X	Х	Х	.,				-
No Operation Command			Н	X	L	Н	Н	Н	Х		Х		

(V= Valid, X= Don't Care, H= Logic High, L = Logic Low)

Note:

1. OP Code: Operation Code

A0~ A10/AP, BA: Program keys.(@MRS)

2. MRS can be issued only at both banks precharge state.

A new command can be issued after 2 clock cycle of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto". Auto / self refresh can be issued only at both banks idle state.

4. BA: Bank select address.

If "Low": at read, write, row active and precharge, bank A is selected. If "High": at read, write, row active and precharge, bank B is selected. If A10/AP is "High" at row precharge, BA ignored and both banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.


Another bank read /write command can be issued after the end of burst. New row active of the associated bank can be issued at tRP after the end of burst.

- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0), but makes

Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

Publication Date: May. 2007 Revision: 1.1 10/29

Single Bit Read-Write-Read Cycle (Same Page) @CAS Latency=3, Burst Length=1



:Don't Care

Publication Date: May. 2007 Revision: 1.1 11/29

*Note: 1. All inputs expect CKE & DQM can be don't care when $\overline{\text{CS}}$ is high at the CLK high going edge.

2. Bank active & read/write are controlled by BA.

В	Α	Active & Read/Write
(C	Bank A
1	1	Bank B

3. Enable and disable auto precharge function are controlled by A10/AP in read/write command.


A10/AP	ВА	Operation
0	0	Disable auto precharge, leave bank A active at end of burst.
	1	Disable auto precharge, leave bank B active at end of burst.
1	0	Enable auto precharge, precharge bank A at end of burst.
	1	Enable auto precharge, precharge bank B at end of burst.

4.A10/AP and BA control bank precharge when precharge command is asserted.

A10/AP	ВА	precharge		
0	0	D Bank A		
0	1	Bank B		
1	Χ	Both Banks		


Publication Date: May. 2007 Revision: 1.1 12/29

Power Up Sequence



: Don't care

Read & Write Cycle at Same Bank @Burst Length = 4




*Note: 1.Minimum row cycle times is required to complete internal DRAM operation.

- 2.Row precharge can interrupt burst on any cycle. [CAS Latency-1] number of valid output data is available after Row precharge. Last valid output will be Hi-Z(tsHz) after the clock.
- 3.Access time from Row active command. tcc*(trcd +CAS latency-1)+tsac
- 4.Ouput will be Hi-Z after the end of burst.(1,2,4,8 bit burst)

 Burst can't end in Full Page Mode.

Publication Date: May. 2007 Revision: 1.1 14/29

Page Read & Write Cycle at Same Bank @ Burst Length=4




- *Note: 1.To write data before burst read ends, DQM should be asserted three cycle prior to write command to avoid bus contention.
 - 2.Row precharge will interrupt writing. Last data input, tRDL before Row precharge, will be written.
 - 3.DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

Publication Date: May. 2007

Revision: 1.1 15/29

Page Read Cycle at Different Bank @ Burst Length=4




*Note: 1. $\overline{\text{CS}}$ can be don't cared when $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ are high at the clock high going dege.

2.To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.

Publication Date: May. 2007 Revision: 1.1 **16/29**


Page Write Cycle at Different Bank @Burst Length = 4



*Note: 1.To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.

2.To interrupt burst write by row precharge, both the write and the precharge banks must be the same.

Read & Write Cycle at Different Bank @ Burst Length = 4




: Don't care

*Note: 1.tcpl should be met to complete write.

Publication Date: May. 2007 Revision: 1.1 18/29

Read & Write Cycle with auto Precharge @ Burst Length =4





*Note: 1.tcpl Should be controlled to meet minimum tras before internal precharge start (In the case of Burst Length=1 & 2 and BRSW mode)

Publication Date: May. 2007 Revision: 1.1 19/29

Elite Semiconductor Memory Technology Inc.

Clock Suspension & DQM Operation Cycle @CAS Latency=2, Burst Length=4






*Note:1.DQM is needed to prevent bus contention.

Publication Date: May. 2007

Revision: 1.1 20/29

Read Interrupted by Precharge Command & Read Burst Stop Cycle @Burst Length =Full page



:Don't Care

*Note: 1.Burst can't end in full page mode, so auto precharge can't issue.

2. About the valid DQs after burst stop, it is same as the case of \overline{RAS} interrupt.

Both cases are illustrated above timing diagram. See the label 1,2 on them.


But at burst write, burst stop and $\overline{\mbox{RAS}}$ interrupt should be compared carefully.

Refer the timing diagram of "Full page write burst stop cycle".

3. Burst stop is valid at every burst length.

Publication Date: May. 2007 Revision: 1.1 21/29

Write Interrupted by Precharge Command & Write Burst stop Cycle @ Burst Length =Full page



*Note: 1. Burst can't end in full page mode, so auto precharge can't issue.

2.Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by AC parameter of trade.


DQM at write interrupted by precharge command is needed to prevent invalid write.

Input data after Row precharge cycle will be masked internally.

3.Burst stop is valid at every burst length.

Publication Date: May. 2007 Revision: 1.1 22/29

Burst Read Single bit Write Cycle @Burst Length=2



*Note:1.BRSW modes is enabled by setting A9 "High" at MRS(Mode Register Set).

At the BRSW Mode, the burst length at write is fixed to "1" regardless of programmed burst length.


2. When BRSW write command with auto precharge is executed, keep it in mind that tras should not be violated.

Auto precharge is executed at the next cycle of burst-end, so in the case of BRSW write command, the precharge command will be issued after two clock cycles.

Publication Date: May. 2007

Revision: 1.1 23/29

Active/Precharge Power Down Mode @CAS Latency=2, Burst Length=4



: Don't care


*Note:1.Both banks should be in idle state prior to entering precharge power down mode.

2.CKE should be set high at least 1CLK+tss prior to Row active command.

3.Can not violate minimum refresh specification. (32ms)

Publication Date: May. 2007 Revision: 1.1 **24/29**

Self Refresh Entry & Exit Cycle



: Don't care


*Note: TO ENTER SELF REFRESH MODE

- 1. $\overline{\text{CS}}$, $\overline{\text{RAS}}$ & $\overline{\text{CAS}}$ with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in self refresh mode as long as CKE stays "Low".
 - cf.) Once the device enters self refresh mode, minimum tras is required before exit from self refresh.

TO EXIT SELF REFRESH MODE

- 4. System clock restart and be stable before returning CKE high.
- 5. CS Starts from high.
- 6. Minimum tRC is required after CKE going high to complete self refresh exit.
- 7. 2K cycle of burst auto refresh is required before self refresh entry and after self refresh exit if the system uses burst refresh.

Publication Date: May. 2007 Revision: 1.1 25/29



MODE REGISTER SET CYCLE


*Note: 1. $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ & $\overline{\text{WE}}$ activation at the same clock cycle with address key will set internal mode register.

- 2.Minimum 2 clock cycles should be met before new \overline{RAS} activation.
- 3. Please refer to Mode Register Set table.

Publication Date: May. 2007 Revision: 1.1 **26/29**

^{*}Both banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.


PACKAGE DIMENSIONS 50-LEAD TSOP(II) SDRAM(400mil)



Symbol		Dimension in mm		Dimension in inch			
Symbol	Min	Nom	Max	Min	Nom	Max	
Α	-	-	1.20	-	-	0.047	
A1	0.051	0.127	0.203	0.002	0.005	0.008	
A2	0.95	1.00	1.05	0.037	0.039	0.041	
В	0.30	-	0.45	0.012	-	0.018	
B1	0.30	0.35	0.40	0.012	0.014	0.016	
С	0.12	-	0.21	0.005	-	0.008	
C1	0.10	0.127	0.16	0.004	0.005	0.006	
D	20.82	20.95	21.08	0.820	0.825	0.830	
Е	11.56	11.76	11.96	0.455	0.463	0.471	
E1	10.03	10.16	10.29	0.394	0.400	0.405	
L	0.40	0.50	0.60	0.016	0.020	0.024	
L1		0.80 REF			0.031 REF		
е		0.80 BSC			0.031 BSC		
θ	0	-	8	0	-	8	

Publication Date: May. 2007 Revision: 1.1 27/29

PACKING DIMENSIONS 60-BALL SDRAM (6.4x10.1 mm)



Symbol	Dim	ension in	mm	Dime	ension in	inch
	Min	Norm	Max	Min	Norm	Max
Α			1.00			0.039
A ₁	0.20	0.25	0.30	0.008	0.010	0.012
A_2	0.61	0.66	0.71	0.024	0.026	0.028
Фь	0.30	0.35	0.40	0.012	0.014	0.016
D	6.30	6.40	6.50	0.248	0.252	0.256
Е	10.00	10.10	10.20	0.394	0.398	0.402
D_1		3.90			0.154	
E ₁		9.10			0.358	
е		0.65			0.026	

Controlling dimension : Millimeter.

Publication Date: May. 2007 Revision: 1.1 28/29

Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: May. 2007 Revision: 1.1 29/29