RENESAS HD74LV123A

Dual Retriggerable Monostable Multivibrators

REJ03D0314-0600Z (Previous ADE-205-258D (Z)) Rev.6.00 Jun. 02, 2004

Description

The HD74LV123A features output pulse-duration control by three methods. In the first method, the A input is low and the B input goes high. In the second method, the B input is high and the \overline{A} input goes low. In the third method, the \overline{A} input is low, the B input is high, and the clear (\overline{CLR}) input goes high.

The basic pulse duration is programmed by selecting external resistance and capacitance values.

The external timing capacitor must be connected between Cext and Rext/Cext (positive) and an external resistor connected between Rext/Cext and Vcc

To obtain variable pulse durations, connect an external variable resistance between Rext/Cext and Vcc.

Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active (\overline{A}) or high-level-active (B) input. Pulse duration can be reduced by taking $\overline{\text{CLR}}$ low.

Features

- $V_{CC} = 2.0 \text{ V}$ to 5.5 V operation
- All inputs V_{IH} (Max.) = 5.5 V (@V_{CC} = 0 V to 5.5 V)
- All outputs V_0 (Max.) = 5.5 V (@V_{CC} = 0 V)
- Output current $\pm 6 \text{ mA}$ (@V_{CC} = 3.0 V to 3.6 V), $\pm 12 \text{ mA}$ (@V_{CC} = 4.5 V to 5.5 V)
- Ordering Information

Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
HD74LV123AFPEL	SOP-16 pin(JEITA)	FP–16DAV	FP	EL (2,000 pcs/reel)
HD74LV123ARPEL	SOP-16 pin(JEDEC)	FP–16DNV	RP	EL (2,500 pcs/reel)
HD74LV123ATELL	TSSOP-16 pin	TTP–16DAV	Т	ELL (2,000 pcs/reel)

Note: Please consult the sales office for the above package availability.



Function Table

Inputs			Outputs		
CLR	Ā	В	Q	Q	
L	Х	Х	L	Н	
Н	Н	Х	L	Н	
Н	Х	L	L	Н	
Н	L	\uparrow	л	r	
Н	\downarrow	Н	л	v	
\uparrow	L	Н	л	v	

Note: H: High level

L: Low level

X: Immaterial


↑: Low to high transition

 \downarrow : High to low transition

∴ High level pulse

℃: Low level pulse

Pin Arrangement





Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	V _{CC}	–0.5 to 7.0	V	
Input voltage range*1	VI	–0.5 to 7.0	V	
Output voltage range*1, 2	Vo	-0.5 to V _{CC} + 0.5	V	Output: H or L
		–0.5 to 7.0		V _{CC} : OFF
Input clamp current	I _{IK}	-20	mA	V ₁ < 0
Output clamp current	I _{ОК}	±50	mA	$V_{\rm O}$ < 0 or $V_{\rm O}$ > $V_{\rm CC}$
Continuous output current	lo	±25	mA	$V_{O} = 0$ to V_{CC}
Continuous current through V _{CC} or GND	I_{CC} or I_{GND}	±50	mA	
Maximum power dissipation at	PT	785	mW	SOP
Ta = 25°C (in still air) *3		500		TSSOP
Storage temperature	Tstg	–65 to 150	°C	

Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 5.5 V maximum.


3. The maximum package power dissipation was calculated using a junction temperature of 150°C.

Recommended Operating Conditions

Item	Symbol	Min	Тур	Max	Unit	Conditions
Supply voltage range	V _{CC}	2.0		5.5	V	
Input voltage range	VI	0	_	5.5	V	
Output voltage range	Vo	0	_	V _{CC}	V	
Output current	I _{OH}	—	_	-50	μA	$V_{CC} = 2.0 V$
		_	_	-2	mA	V_{CC} = 2.3 to 2.7 V
		_	_	-6	_	$V_{CC} = 3.0$ to 3.6 V
		_	_	-12	_	$V_{CC} = 4.5$ to 5.5 V
	I _{OL}	_	_	50	μA	V _{CC} = 2.0 V
		_	_	2	mA	V_{CC} = 2.3 to 2.7 V
		_	_	6		V_{CC} = 3.0 to 3.6 V
		_	_	12		$V_{CC} = 4.5$ to 5.5 V
Input transition rise or fall rate	$\Delta t / \Delta v$	0	_	200	ns/V	V_{CC} = 2.3 to 2.7 V
		0	_	100		$V_{CC} = 3.0$ to 3.6 V
		0	_	20		$V_{CC} = 4.5$ to 5.5 V
External timing resistance	Rext	5	_	_	kΩ	V _{CC} = 2.0 V
		1	_	_		$V_{CC} \ge 2.3 \text{ V}$
External timing capacitance	Cext	_	Unlimited	_	F	
Power-up ramp rate	$\Delta t / \Delta V_{CC}$	1	_		ms/	
					V	
Operating free-air temperature	Та	-40	_	85	°C	

Note: Unused or floating inputs must be held high or low.

Logic Diagram





DC Electrical Characteristics

							Ta = -40 to 85
Item	Symbol	V _{cc} (V)*	Min	Тур	Max	Unit	Test Conditions
Input voltage	VIH	2.0	1.5	_	_	V	
		2.3 to 2.7	$V_{CC} \times 0.7$	_	_		
		3.0 to 3.6	$V_{CC} \times 0.7$	_	_		
		4.5 to 5.5	$V_{CC} \times 0.7$	_	_		
	VIL	2.0			0.5		
		2.3 to 2.7			$V_{CC} \times 0.3$		
		3.0 to 3.6			$V_{CC} \times 0.3$		
		4.5 to 5.5			$V_{CC} \times 0.3$		
Output voltage	V _{OH}	Min to Max	$V_{CC} - 0.1$		_	V	I _{OH} = -50 μA
		2.3	2.0		_		$I_{OH} = -2 \text{ mA}$
		3.0	2.48		_		I _{OH} = -6 mA
		4.5	3.8		_		I _{OH} = -12 mA
	V _{OL}	Min to Max			0.1		I _{OL} = 50 μA
		2.3			0.4		$I_{OL} = 2 \text{ mA}$
		3.0	_		0.44		$I_{OL} = 6 \text{ mA}$
		4.5	_	_	0.55		I _{OL} = 12 mA
Input current	I _{IN}	0 to 5.5			±1	μA	$V_{IN} = 5.5 \text{ V or GND}$
Input current	I _{IN}	5.5	_	_	±2.5	μA	$V_{IN} = V_{CC}$ or GND
Rext / Cext Quiescent supply current	I _{CC}	5.5	_	_	20	μΑ	$V_{IN} = V_{CC}$ or GND, $I_0 = 0$
Active state supply	ΔI_{CC}	2.3	_		220	μA	$V_{IN} = V_{CC}$ or GND
current		3.0	_		280	_ ·	Rext/Cext = $0.5 V_{CC}$
(per circuit)		4.5	_		650		
		5.5	_	_	975		
Output leakage current	I _{OFF}	0	_	_	5	μA	$V_{\rm I}~\text{or}~V_{\rm O}$ = 0 V to 5.5 V
Input capacitance	C _{IN}	3.3	_	4.0	_	pF	$V_I = V_{CC}$ or GND
-							

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.



Switching Characteristics

									V	$V_{\rm CC} = 2.5 \pm 0.2 \text{ V}$
		Ta =	25°C		Ta = -4	40 to 85°C		Test	FROM	то
Item	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
Propagation	t _{PLH}	_	13.5	31.4	1.0	37.0	ns	C _L = 15 pF	A or B	Q or \overline{Q}
delay time	t PHL	—	16.0	36.0	1.0	42.0		$C_L = 50 \text{ pF}$		
		—	11.0	25.0	1.0	29.5		$C_L = 15 \text{ pF}$	CLR	Q or \overline{Q}
		—	13.0	32.8	1.0	34.5		$C_L = 50 \text{ pF}$		
		_	14.0	33.4	1.0	39.0		$C_L = 15 \text{ pF}$	CLR	Q or \overline{Q}
		_	16.0	38.0	1.0	44.0		$C_L = 50 \text{ pF}$	(Trigger)	
Output pulse	t _{wQ}	_	170	260		320	ns	C _L = 50 pF, Ce	xt = 28 pF,	Rext = 2 k Ω
width		90	100	110	90	110	μs	$C_{L} = 50 \text{ pF},$		
								Cext = 0.01 μF	, Rext = 10	kΩ
		0.9	1.0	1.1	0.9	1.1	ms	$C_{L} = 50 \text{ pF},$		
								Cext = 0.1 μF,	Rext = 10 k	KΩ
	Δt_{wQ}	—	±1		_	—	%	$C_L = 50 \text{ pF}$		
Pulse width	t _w	6.0	—	_	6.5	—	ns	\overline{A} , B or \overline{CLR}		
Retrigger time	t _{rr}	_	40	_	_	—	ns	Ā, or B		
								$(\text{Rext} = 1 \text{ k}\Omega, C)$	Cext = 100 p	PF)
		_	1.5	_	_	_	μs	Ā, or B		
								(Rext = 1 kΩ, 0	Cext = 0.01	μF)

 $V_{CC}=3.3\pm0.3~V$

		25°C		1a = -40	to 85°C		Test	FROM	то
Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
t _{PLH}	_	9.7	20.6	1.0	24.0	ns	C _L = 15 pF	A or B	Q or \overline{Q}
t _{PHL}	_	11.5	24.1	1.0	27.5	_	$C_L = 50 \text{ pF}$	_	
	_	8.0	15.8	1.0	18.5	_	$C_L = 15 \text{ pF}$	CLR	Q or \overline{Q}
	_	9.5	19.3	1.0	22.0	_	$C_L = 50 \text{ pF}$	_	
	_	9.9	22.4	1.0	26.0	_	$C_L = 15 \text{ pF}$	CLR	Q or \overline{Q}
	_	11.5	25.9	1.0	29.5	_	$C_L = 50 \text{ pF}$	(Trigger)	
t _{wQ}	—	150	240	—	300	ns	$C_L = 50 \text{ pF}, \text{ Cex}$	t = 28 pF, F	$Rext = 2 k\Omega$
	90	100	110	90	110	μs	$C_{L} = 50 \text{ pF},$		
							Cext = 0.01 μ F,	Rext = 10 I	kΩ
	0.9	1.0	1.1	0.9	1.1	ms	$C_{L} = 50 \text{ pF},$		
							Cext = 0.1 μF, F	ext = 10 kg	Ω
Δt_{wQ}	_	±1	_			%	$C_L = 50 \text{ pF}$		
tw	5.0	_	_	5.0		ns	\overline{A} , B or \overline{CLR}		
t _{rr}	—	30	—	—	—	ns	Ā, or B		
							$(\text{Rext} = 1 \text{ k}\Omega, Ce)$	ext = 100 p	F)
	_	1.2	_	_		μs	Ā, or B		
							$(\text{Rext} = 1 \text{ k}\Omega, \text{ Ce})$	ext = 0.01 µ	μF)
	tplh tphL twq Δtwq tw	t _{PLH} — t _{PHL} — — — — τ _{wQ} — 90 0.9 Δt _{wQ} — t _w 5.0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$


Switching Characteristics (cont)

									V	$V_{\rm CC} = 5.0 \pm 0.5$ V
		Ta =	25°C		Ta = –4	40 to 85°C		Test	FROM	то
ltem	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
Propagation	t _{PLH}	_	7.3	12.0	1.0	14.0	ns	C _L = 15 pF	A or B	Q or \overline{Q}
delay time	t PHL	—	8.5	14.0	1.0	16.0		$C_L = 50 \text{ pF}$		
		_	5.9	9.4	1.0	11.0		$C_L = 15 \text{ pF}$	CLR	Q or \overline{Q}
		_	7.5	11.4	1.0	13.0		$C_L = 50 \text{ pF}$		
		_	7.3	12.9	1.0	15.0		$C_L = 15 \text{ pF}$	CLR	Q or \overline{Q}
		_	8.7	14.9	1.0	17.0		$C_L = 50 \text{ pF}$	(Trigger)	
Output pulse	t _{wQ}	_	140	200	_	240	ns	C _L = 50 pF, Ce	xt = 28 pF,	Rext = $2 k\Omega$
width		90	100	110	90	110	μs	$C_{L} = 50 \text{ pF},$		
								Cext = 0.01 μF	, Rext = 10	kΩ
		0.9	1.0	1.1	0.9	1.1	ms	$C_{L} = 50 \text{ pF},$		
								Cext = 0.1 μ F,	Rext = 10 k	Ω
	Δt_{wQ}	—	±1	_	_	_	%	$C_L = 50 \text{ pF}$		
Pulse width	t _w	5.0	_	_	5.0	—	ns	\overline{A} , B or \overline{CLR}		
Retrigger time	t _{rr}	_	20	_	_	_	ns	Ā, or B		
								(Rext = 1 kΩ, 0	Cext = 100 p	oF)
		_	0.95	_	_	_	μs	Ā, or B		
								(Rext = 1 kΩ, 0	Cext = 0.01	μF)

Operating Characteristics

							$C_L = 50 \ pF$
			Ta = 2	5°C			
Item	Symbol	Vcc (V)	Min	Тур	Max	Unit	Test Conditions
Power dissipation capacitance	CPD	3.3	_	74.0	_	pF	f = 10 MHz
		5.0		86.0			


Test Circuit




Rev.6.00 Jun. 02, 2004 page 7 of 15




Timing diagram











RENESAS

Rev.6.00 Jun. 02, 2004 page 10 of 15


Application Data






RENESAS


Rev.6.00 Jun. 02, 2004 page 11 of 15






Rev.6.00 Jun. 02, 2004 page 12 of 15


RENESAS






Package Dimensions





RENESAS

Rev.6.00 Jun. 02, 2004 page 14 of 15





Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- Notes regarding these materials
 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
 The information before purchasing a product listed herein.
 The information described here may contain technical inaccuracies or typographical errors.
 Renesas Technology Corp. assumes no responsibility for any damage, ilability, or other loss rising from these inaccuracies or errors.
 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
 When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for unter loss resu

- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
- a mode products of country other than the approved destination.
 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

© 2004. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .1.0

http://www.renesas.com