

# **HD74HC299**

# 8-bit Universal Shift/Storage Register (with 3-state outputs)

REJ03D0609-0200 (Previous ADE-205-488) Rev.2.00 Jan 31, 2006

## **Description**

The HD74HC299 features multiplexed inputs/outputs to achieve full 8-bit data handling in a single 20-pin package. Due to the large output drive capability and 3-state feature, this device is ideally suited for interfacing with bus lines in a bus oriented system. Two function select inputs and two output control inputs are used to choose the mode of operation as listed in the function table. Synchronous parallel loading is accomplished by taking both function select lines  $S_0$  and  $S_1$  high. This places the 3-state outputs in a high impedance state, which permits data applied to the input/output lines to be clocked into the register. Reading out of the register can be done while the outputs are enabled in any mode. A direct overriding clear input is provided to clear the register whether the outputs are enabled or disabled.

#### **Features**

• High Speed Operation

• High Output Current: Fanout of 15 LSTTL Loads

• Wide Operating Voltage:  $V_{CC} = 2$  to 6 V


• Low Input Current: 1 µA max

• Low Quiescent Supply Current:  $I_{CC}$  (static) = 4  $\mu$ A max (Ta = 25°C)

• Ordering Information

Part Name	Package Type	Package Code (Previous Code)	Package Abbreviation	Taping Abbreviation (Quantity)
HD74HC299FPEL	SOP-20 pin (JEITA)	PRSP0020DD-B (FP-20DAV)	FP	EL (2,000 pcs/reel)
HD74HC299RPEL	SOP-20 pin (JEDEC)	PRSP0020DC-A (FP-20DBV)	RP	EL (1,000 pcs/reel)

Note: Please consult the sales office for the above package availability.




#### **Function Table**

		Inputs																
Mode	Clear	Function Select		Output Control		Clock	Se	rial	Inputs/Outputs							Outputs		
		S <sub>1</sub>	So	G₁†	Ḡ₂†		SL	SR	A/Q <sub>A</sub>	B/Q <sub>B</sub>	C/Q <sub>C</sub>	D/Q <sub>D</sub>	E/Q <sub>E</sub>	F/Q <sub>F</sub>	G/Q <sub>G</sub>	H/Q <sub>H</sub>	Q <sub>A</sub> '	Q <sub>H</sub> '
Clear	L	Χ	L	L	L	Х	Χ	Х	L	L	L	L	L	L	L	L	L	L
	L	L	Χ	L	L	Х	Χ	Х	L	L	L	L	L	L	L	L	L	L
Hold	Н	L	L	L	L	Х	Χ	Х	$Q_{A0}$	$Q_{B0}$	Q <sub>C0</sub>	$Q_{D0}$	$Q_{E0}$	Q <sub>F0</sub>	$Q_{G0}$	$Q_{H0}$	$Q_{A0}$	$Q_{H0}$
	Н	Χ	Χ	L	L	L	Χ	Х	$Q_{A0}$	$Q_{B0}$	Q <sub>C0</sub>	$Q_{D0}$	$Q_{E0}$	Q <sub>F0</sub>	$Q_{G0}$	$Q_{H0}$	$Q_{A0}$	$Q_{H0}$
Shift	Н	L	Н	L	L		Χ	Н	Н	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	Q <sub>En</sub>	Q <sub>Fn</sub>	$Q_{Gn}$	Н	$Q_{Gn}$
Right	Н	L	Н	L	L		Χ	L	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	Q <sub>En</sub>	Q <sub>Fn</sub>	$Q_{Gn}$	L	$Q_{Gn}$
Shift	Н	Н	L	L	L		Н	Х	$Q_{Bn}$	Q <sub>Cn</sub>	$Q_{Dn}$	Q <sub>En</sub>	Q <sub>Fn</sub>	$Q_{Gn}$	Q <sub>Hn</sub>	Н	$Q_{Bn}$	Н
Left	Н	Н	L	L	L		L	Х	Q <sub>Bn</sub>	Q <sub>Cn</sub>	$Q_{Dn}$	Q <sub>En</sub>	$Q_{Fn}$	$Q_{Gn}$	Q <sub>Hn</sub>	L	$Q_{Bn}$	L
Load	Н	Н	Н	Х	Χ		Χ	Х	а	b	С	d	е	f	g	h	а	h


Notes: 1. a to h; the level of steady-state input at inputs A through H, respectively. These data are loaded into the flip-flop outputs are isolated from the input/output terminals.

- 2. Q<sub>A0</sub> to Q<sub>H0</sub>; the level of Q<sub>A</sub> through Q<sub>H</sub>, respectively, before the indicated steady-state input conditions were established.
- 3. Q<sub>An</sub> to Q<sub>Hn</sub>; the level of Q<sub>A</sub> through Q<sub>H</sub>, respectively, before the most-recent \_ transition of the clock.
- 4. †; When one or both output controls are high the eight input/output terminals are disabled to the high-impedance state, however, sequential operation or clearing of the register is not affected.
- 5. When clear is low, outputs of Q<sub>A</sub>' and Q<sub>H</sub>' are low, in spite of other inputs.

### **Pin Arrangement**



# **Logic Diagram**



# **Absolute Maximum Ratings**

Item	Symbol	Ratings	Unit
Supply voltage range	V <sub>CC</sub>	-0.5 to 7.0	V
Input / Output voltage	V <sub>IN</sub> , V <sub>OUT</sub>	–0.5 to V <sub>CC</sub> +0.5	V
Input / Output diode current	I <sub>IK</sub> , I <sub>OK</sub>	±20	mA
Output current	lo	±35	mA
V <sub>CC</sub> , GND current	I <sub>CC</sub> or I <sub>GND</sub>	±75	mA
Power dissipation	Рт	500	mW
Storage temperature	Tstg	-65 to +150	°C

Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

# Recommended Operating Conditions

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	Vcc	2 to 6	V	
Input / Output voltage	$V_{IN}$ , $V_{OUT}$	0 to V <sub>CC</sub>	V	
Operating temperature	Та	-40 to 85	°C	
Input rise / fall time <sup>*1</sup>	t <sub>r</sub> , t <sub>f</sub>	0 to 1000	ns	V <sub>CC</sub> = 2.0 V
		0 to 500		V <sub>CC</sub> = 4.5 V
		0 to 400		V <sub>CC</sub> = 6.0 V

Notes: 1. This item guarantees maximum limit when one input switches.

Waveform: Refer to test circuit of switching characteristics.

## **Electrical Characteristics**


lto-m	Cumbal	V 00	Т	a = 25°	С	Ta = -40	to+85°C	Unit	Test Conditions	
Item	Symbol	V <sub>CC</sub> (V)	Min	Тур	Max	Min	Max	Unit	lest Cor	aitions
Input voltage	V <sub>IH</sub>	2.0	1.5	_	_	1.5	_	V		
		4.5	3.15	_	_	3.15				
		6.0	4.2	_	_	4.2	_			
	$V_{IL}$	2.0	1		0.5		0.5	V		
		4.5		_	1.35		1.35			
		6.0	1		1.8		1.8			
Output voltage	$V_{OH}$	2.0	1.9	2.0	—	1.9		V	$Vin = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu A$
		4.5	4.4	4.5	_	4.4				
		6.0	5.9	6.0	_	5.9				
		4.5	4.18	_	_	4.13	_		Q <sub>A</sub> ' & Q <sub>H</sub> '	$I_{OH} = -4 \text{ mA}$
		6.0	5.68	_	_	5.63	_		Outputs	$I_{OH} = -5.2 \text{ mA}$
		4.5	4.18	_	_	4.13			A/Q <sub>A</sub> thru	$I_{OH} = -6 \text{ mA}$
		6.0	5.68	_		5.63	_		H/Q <sub>H</sub> Outputs	$I_{OH} = -7.8 \text{ mA}$
	V <sub>OL</sub>	2.0	_	0.0	0.1	_	0.1	V	$Vin = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$
		4.5	_	0.0	0.1	_	0.1			
		6.0	_	0.0	0.1	_	0.1			
		4.5	_	_	0.26	_	0.33		Q <sub>A</sub> ' & Q <sub>H</sub> '	I <sub>OH</sub> = 4 mA
		6.0	_	_	0.26	_	0.33		Outputs	$I_{OH} = 5.2 \text{ mA}$
		4.5	_	_	0.26	-	0.33		A/Q <sub>A</sub> thru	$I_{OH} = 6 \text{ mA}$
		6.0	_	_	0.26	4	0.33		H/Q <sub>H</sub> Outputs	$I_{OH} = 7.8 \text{ mA}$
Off-state output current	l <sub>OZ</sub>	6.0	_	_	±0.5		±5.0	μA	Vin = $V_{IH}$ or $V_{IL}$ , Vout = $V_{CC}$ or G	ND
Input current	lin	6.0	_	_	±0.1	_	±1.0	μΑ	$Vin = V_{CC}$ or $GN$	ID
Quiescent supply current	I <sub>CC</sub>	6.0	_	7	4.0	Ò	40	μΑ	$Vin = V_{CC} \text{ or } GN$	ID, lout = $0 \mu A$
	7	0	4	1						

# **Switching Characteristics**


 $(C_L = 50 \text{ pF, Input } t_r = t_f = 6 \text{ ns})$ 


	0 1 1	V 00	Т	a = 25°	С	Ta = -40	to +85°C		Tool Conditions	
Item	Symbol	V <sub>CC</sub> (V)	Min	Тур	Max	Min	Max	Unit	Test Conditions	
Maximum clock	f <sub>max</sub>	2.0		_	5	_	4	MHz		
frequency		4.5		_	25	_	20			
		6.0		_	29	_	23			
Propagation delay	t <sub>PLH</sub>	2.0		_	190	_	240	ns	Clock to Q <sub>A</sub> ' or Q <sub>H</sub> '	
time	t <sub>PHL</sub>	4.5		_	38	_	48			
		6.0		_	32	_	41			
	t <sub>PHL</sub>	2.0	_	_	220	_	275	ns	Clear to QA' or QH'	
		4.5	_	_	44	_	55			
		6.0	_	_	37	_	47			
	t <sub>PLH</sub>	2.0		_	190	_	240	ns	Clock to Q <sub>A</sub> – Q <sub>H</sub>	
	$t_{PHL}$	4.5		_	38	_	48			
		6.0		_	32	_	41			
	t <sub>PHL</sub>	2.0	_	_	220	_	275	ns	Clear to Q <sub>A</sub> – Q <sub>H</sub>	
		4.5		_	44	_	55			
		6.0		_	37	_	47			
Output enable time	t <sub>ZH</sub>	2.0		_	160	_	200	ns		
	$t_{ZL}$	4.5		_	32	_	40			
		6.0		_	27	_	34			
Output disable	t <sub>HZ</sub>	2.0		_	160		200	ns		
time	$t_{LZ}$	4.5		_	32		40			
		6.0		_	27	<u> </u>	34			
Setup time	t <sub>su</sub>	2.0	100	_	7	125		ns	Select	
		4.5	20			25	_			
		6.0	17	7	_	21	_			
Hold time	t <sub>h</sub>	2.0	5	<b>/</b>		5	_	ns	Select	
		4.5	5	_	1	5	_			
		6.0	5		4	5	_			
Removal time	t <sub>rem</sub>	2.0	<b>5</b> 0			65	_	ns	Clear	
		4.5	10		_	13	_			
		6.0	9	_	_	11	_			
Pulse width	t <sub>w</sub>	2.0	80	_	_	100	_	ns		
	•	4.5	16	_		20	_			
		6.0	14	_	_	17	_			
Output rise/fall	$t_{TLH}$	2.0	l	_	60	_	75	ns	A/Q <sub>A</sub> thru H/Q <sub>H</sub> outputs	
time	$t_{THL}$	4.5			12		15			
		6.0		_	10	_	13			
		2.0			75	_	95	ns	Q <sub>A</sub> ' & Q <sub>H</sub> ' outputs	
		4.5	_	_	15	_	19			
		6.0		_	13	_	16			
Input capacitance	Cin	_	_	5	10	_	10	рF		


### **Test Circuit**




#### **Waveforms**








## **Package Dimensions**





#### Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials 1. These materials are intended

Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to

- nome page (http://www.renesas.com).

  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

  5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

use.

6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

#### **RENESAS SALES OFFICES**

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

**Renesas Technology America, Inc.**450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 205, AZIA Center, No.133 Yincheng Rd (n), Pudong District, Shanghai 200120, China Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

**Renesas Technology Taiwan Co., Ltd.**10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

© 2006. Renesas Technology Corp., All rights reserved.	Printed in Japan.
	Colophon .5.0